{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T20:42:16Z","timestamp":1792183336578,"version":"4.4.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation Tasks","doi-asserted-by":"publisher","award":["2085.001"],"award-info":[{"award-number":["2085.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation Tasks","doi-asserted-by":"publisher","award":["2317.001"],"award-info":[{"award-number":["2317.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CSR-1421642"],"award-info":[{"award-number":["CSR-1421642"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2578882","type":"journal-article","created":{"date-parts":[[2016,6,9]],"date-time":"2016-06-09T19:43:06Z","timestamp":1465501386000},"page":"299-312","source":"Crossref","is-referenced-by-count":18,"title":["Source-Level Performance, Energy, Reliability, Power and Thermal (PERPT) Simulation"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1603-2712","authenticated-orcid":false,"given":"Zhuoran","family":"Zhao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.106"},{"key":"ref38","first-page":"639","article-title":"Fast thermal simulation for architecture level dynamic thermal management","author":"liu","year":"2005","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref33","first-page":"129","article-title":"Versatile prediction and fast estimation of architectural vulnerability factor from processor performance metrics","author":"duan","year":"2009","journal-title":"Proc High Perform Comput Archit (HPCA)"},{"key":"ref32","first-page":"147","article-title":"Characterizing microarchitecture soft error vulnerability phase behavior","author":"fu","year":"2006","journal-title":"Proc Int Symp Modeling Anal Simulat Comput Telecommun Syst (MASCOTS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1112"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2015.1373"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237024"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.299"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762718"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882589"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642665"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"2186","DOI":"10.1109\/TCAD.2007.907048","article-title":"Fast and accurate cosimulation of MPSoC using trace-driven virtual synchronization","volume":"26","author":"yi","year":"2007","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref13","first-page":"382","article-title":"Accurate source-level simulation of embedded software with respect to compiler optimizations","author":"wang","year":"2012","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024838"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1403375.1403380","article-title":"Cycle-approximate retargetable performance estimation at the transaction level","author":"hwang","year":"2008","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796537"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.82"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081615"},{"key":"ref19","first-page":"235","article-title":"Source-level timing annotation for fast and accurate TLM computation model generation","author":"lin","year":"2010","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874048"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039153"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783385"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629446"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993659"},{"key":"ref5","year":"2009","journal-title":"The Architectural Description Language Project Ver 2 0 0"},{"key":"ref8","first-page":"28","article-title":"CMP$im: A pin-based on-the-fly multi-core cache simulator","author":"jaleel","year":"2008","journal-title":"Proceedings of the Workshop on Modeling Benchmarking and Simulation (MoBS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6659023"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1698","DOI":"10.7873\/DATE.2015.1105","article-title":"The next generation of virtual prototyping: Ultra-fast yet accurate simulation of HW\/SW systems","author":"bringmann","year":"2015","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04284-3_9"},{"key":"ref45","year":"2001","journal-title":"MiBench Version 1 0"},{"key":"ref22","first-page":"729","article-title":"Memory access reconstruction based on memory allocation mechanism for source-level simulation of embedded software","author":"lu","year":"2013","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.129"},{"key":"ref42","article-title":"Thermal management","author":"krum","year":"2000","journal-title":"The CRC Handbook of Thermal Engineering"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1145\/1403375.1403442","article-title":"Source-level timing annotation and simulation for a heterogeneous multiprocessor","author":"meyerowitz","year":"2008","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024786"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722227"},{"key":"ref44","year":"2013","journal-title":"Version 2 0"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0595"},{"key":"ref25","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7823113\/7488221-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07488221.pdf?arnumber=7488221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,1]],"date-time":"2022-07-01T10:45:51Z","timestamp":1656672351000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7488221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":45,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2578882","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}