{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:19Z","timestamp":1740132019224,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","award":["10052875"],"award-info":[{"award-number":["10052875"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea Semiconductor Research Consortium Support Program for the Development of the Future Semiconductor Device"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2578883","type":"journal-article","created":{"date-parts":[[2016,6,9]],"date-time":"2016-06-09T19:43:06Z","timestamp":1465501386000},"page":"336-345","source":"Crossref","is-referenced-by-count":3,"title":["FRESH: A New Test Result Extraction Scheme for Fast TSV Tests"],"prefix":"10.1109","volume":"36","author":[{"given":"Jaeseok","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunyul","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2354752"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293192"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2051732"},{"key":"ref15","first-page":"1","article-title":"Post-bond test techniques for TSVs with crosstalk faults in 3D ICs","author":"huang","year":"2012","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2166961"},{"key":"ref17","first-page":"1","article-title":"Interconnect test for 3D stacked memory-on-logic","author":"taouil","year":"2014","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2306951"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818771"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469559"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2160177"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165052"},{"key":"ref1","first-page":"1277","article-title":"Challenges and emerging solutions in testing TSV-based 2.5D- and 3D-stacked ICs","author":"marinissen","year":"2012","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref20","first-page":"520","article-title":"An efficient 3D-IC on-chip test framework to embed TSV testing in memory BIST","author":"li","year":"2015","journal-title":"Proc Design Autom Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07488276.pdf?arnumber=7488276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:49Z","timestamp":1642003909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7488276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2578883","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}