{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:19Z","timestamp":1740132019200,"version":"3.37.3"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National High Technology Research and Development (863) Program of China","award":["2012AA010904"],"award-info":[{"award-number":["2012AA010904"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61502019","61133004","61572062","61361126011"],"award-info":[{"award-number":["61502019","61133004","61572062","61361126011"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100011347","name":"State Key Laboratory of Software Development Environment","doi-asserted-by":"crossref","award":["SKLSDE-2013ZX-22"],"award-info":[{"award-number":["SKLSDE-2013ZX-22"]}],"id":[{"id":"10.13039\/501100011347","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2582872","type":"journal-article","created":{"date-parts":[[2016,6,22]],"date-time":"2016-06-22T19:20:35Z","timestamp":1466623235000},"page":"241-254","source":"Crossref","is-referenced-by-count":2,"title":["Achieving Versatile and Simultaneous Cache Optimizations With Nonvolatile SRAM"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2741-6033","authenticated-orcid":false,"given":"Rui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1145\/1880043.1880048"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/23.903813"},{"year":"2003","author":"zhang","article-title":"HotLeakage: A temperature-aware model of subthreshold and gate leakage for architects","key":"ref33"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/ISPASS.2007.363733"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1007\/s11227-014-1092-2"},{"key":"ref30","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proc HPCA"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/HPCA.2014.6835933"},{"key":"ref36","first-page":"397","article-title":"Memory prefetching using adaptive stream detection","author":"hur","year":"2006","journal-title":"Proc MICRO"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1147\/rd.494.0505"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/1105734.1105748"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/ISCA.2004.1310776"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref29","first-page":"455","article-title":"Managing distributed, shared L2 caches through OS-level page allocation","author":"cho","year":"2006","journal-title":"Proc MICRO"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2379776.2379780"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2480741.2480749"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/NanoArch.2013.6623037"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/ISCA.2001.937453"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/HPCA.2009.4798241"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/1281700.1281702"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/1281700.1281703"},{"key":"ref26","first-page":"365","article-title":"Compile-time based performance prediction","author":"cascaval","year":"1999","journal-title":"Proc Workshop Compilers for Parallel Computers"},{"key":"ref25","first-page":"150","article-title":"Estimating cache misses and locality using stack distances","author":"cabcaval","year":"2003","journal-title":"Proc ICS"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1145\/1555754.1555760"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"ref54","DOI":"10.1109\/LCA.2014.2298412"},{"doi-asserted-by":"publisher","key":"ref53","DOI":"10.1109\/HPCA.2011.5749716"},{"doi-asserted-by":"publisher","key":"ref52","DOI":"10.1145\/2228360.2228406"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/4.910492"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1143\/JJAP.48.043001"},{"key":"ref40","article-title":"Opportunities for cache friendly process scheduling","author":"koka","year":"2005","journal-title":"Proc 6th Annu Workshop Interaction Between Oper Syst Comput Architecture"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1063\/1.3076895"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1143\/JJAP.48.043001"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2012.2192661"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/BMAS.2006.283467"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MTDT.2004.1327983"},{"year":"2009","author":"muralimanohar","article-title":"CACTI 6.0: A tool to understand large caches","key":"ref17"},{"key":"ref18","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc ISCA"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref4","first-page":"234","article-title":"i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations","author":"wang","year":"2013","journal-title":"Proc HPCA"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.7873\/DATE.2013.179"},{"key":"ref6","first-page":"143","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"Proc HPCA"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2228360.2228521"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/HPCA.2009.4798259"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1555754.1555761"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1145\/1555754.1555759"},{"key":"ref9","first-page":"45","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"2012","journal-title":"Proc DATE"},{"key":"ref46","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"Proc ISCA"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1145\/2155620.2155672"},{"doi-asserted-by":"publisher","key":"ref48","DOI":"10.1145\/1555754.1555758"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref42","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref41","first-page":"219","article-title":"Drowsy instruction caches","author":"kim","year":"2002","journal-title":"Proc MICRO"},{"doi-asserted-by":"publisher","key":"ref44","DOI":"10.1109\/MICRO.2008.4771791"},{"doi-asserted-by":"publisher","key":"ref43","DOI":"10.1109\/TC.2007.250620"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07496955.pdf?arnumber=7496955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:49Z","timestamp":1642003909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7496955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":54,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2582872","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}