{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:19Z","timestamp":1740132019278,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology Taiwan","doi-asserted-by":"publisher","award":["103-2221-E-006-255","104-2221-E-006-019-MY3","104-2220-E-006-010"],"award-info":[{"award-number":["103-2221-E-006-255","104-2221-E-006-019-MY3","104-2220-E-006-010"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tcad.2016.2584048","type":"journal-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T18:31:14Z","timestamp":1466706674000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["ROHOM: Requirement-aware Online Hybrid On-chip Memory Management for Multicore Systems"],"prefix":"10.1109","author":[{"given":"Da-Wei","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1994-7512","authenticated-orcid":false,"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin-Chun","family":"Yong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364509"},{"journal-title":"Synopsys Design Compiler","year":"2010","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1993478.1993481"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2278289"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456977"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2363385"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.11.002"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500006"},{"key":"ref17","first-page":"401","article-title":"Integrated scratchpad memory optimization and task scheduling for MPSoC architectures","author":"suhendra","year":"2006","journal-title":"Proc ACM CASES"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1967677.1967680"},{"key":"ref19","first-page":"219","article-title":"Exploiting shared scratch pad memory space in embedded multiprocessor systems","author":"kandemir","year":"2002","journal-title":"Proc ACM DAC"},{"article-title":"CACTI 6.0: A tool to understand large caches","year":"2009","author":"muralimanohar","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547539"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824299"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.60"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628089"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244044"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1736065.1736067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878469"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023838"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2010.5641082"},{"key":"ref20","first-page":"1","article-title":"Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory","author":"hu","year":"2011","journal-title":"Proc IEEE DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039386"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379049"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090774"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336215"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/EmbeddedCom-ScalCom.2009.83"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07498669.pdf?arnumber=7498669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:10Z","timestamp":1641987490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7498669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2584048","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2016]]}}}