{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:42:46Z","timestamp":1762033366419,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/tcad.2016.2584181","type":"journal-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T22:31:14Z","timestamp":1466721074000},"page":"313-324","source":"Crossref","is-referenced-by-count":11,"title":["Lower Bound Analysis and Perturbation of Critical Path for Area-Time Efficient Multiple Constant Multiplications"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8499-5038","authenticated-orcid":false,"given":"Xin","family":"Lou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ya Jun","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pramod Kumar","family":"Meher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.08.009"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-005-2505-5"},{"journal-title":"CORE65GPSVT_1 10V 5 1 Standard Cell Library User Manual & Databook","year":"2008","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BF00125080"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2007.4387585"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds:20060201"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2008.4738280"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCS.1983.1085295","article-title":"Discrete coefficient FIR digital filter design based upon an LMS criteria","volume":"30","author":"lim","year":"1983","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1991.0066"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-2.1991.0066"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2005.1523161"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2377412"},{"key":"ref16","first-page":"218","article-title":"A low power carry select adder with reduced area","author":"kim","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031523"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2007.4511091"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.920090"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el:19890785"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2415178"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2327287"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/82.539000"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/0898-1221(93)90295-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.486662"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.1013866"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.739059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256211"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010818"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865383"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903212"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676634"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/S0065-2458(08)60610-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.256444"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7823113\/07498633.pdf?arnumber=7498633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:49Z","timestamp":1642003909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7498633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":38,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2584181","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}