{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,7]],"date-time":"2026-08-07T01:38:17Z","timestamp":1786066697178,"version":"3.56.0"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61272131"],"award-info":[{"award-number":["61272131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61379040"],"award-info":[{"award-number":["61379040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"CCF-Tencent Open Research Fund"},{"DOI":"10.13039\/501100004608","name":"Jiangsu Provincial Natural Science Foundation","doi-asserted-by":"crossref","award":["BK2012194"],"award-info":[{"award-number":["BK2012194"]}],"id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003995","name":"Anhui Provincial Natural Science Foundation","doi-asserted-by":"crossref","award":["1608085QF12"],"award-info":[{"award-number":["1608085QF12"]}],"id":[{"id":"10.13039\/501100003995","id-type":"DOI","asserted-by":"crossref"}]},{"name":"CSC Fellowship"},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Open Project of State Key Laboratory of Computer Architecture"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tcad.2016.2587683","type":"journal-article","created":{"date-parts":[[2016,7,7]],"date-time":"2016-07-07T20:15:39Z","timestamp":1467922539000},"page":"1-1","source":"Crossref","is-referenced-by-count":116,"title":["DLAU: A Scalable Deep Learning Accelerator Unit on FPGA"],"prefix":"10.1109","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Gong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"thibodeau","year":"2016","journal-title":"Data centers are the new polluters"},{"key":"ref3","first-page":"161","article-title":"Optimizing FPGA-based accelerator design for deep convolutional neural networks","author":"zhang","year":"2015","journal-title":"Proc FPGA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508140"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2015.114"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272262"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749472"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2847263.2847265","article-title":"Going deeper with embedded FPGA platform for convolutional neural network","author":"qiu","year":"2016","journal-title":"Proc FPGA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07505926.pdf?arnumber=7505926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:38:10Z","timestamp":1642005490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7505926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2587683","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}