{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:26:29Z","timestamp":1775838389726,"version":"3.50.1"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Polish Ministry of Science and Higher Education","award":["DS-811\/15"],"award-info":[{"award-number":["DS-811\/15"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tcad.2016.2597214","type":"journal-article","created":{"date-parts":[[2016,8,2]],"date-time":"2016-08-02T18:15:05Z","timestamp":1470161705000},"page":"683-693","source":"Crossref","is-referenced-by-count":13,"title":["Star-EDT: Deterministic On-Chip Scheme Using Compressed Test Patterns"],"prefix":"10.1109","volume":"36","author":[{"given":"Grzegorz","family":"Mrugalski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukasz","family":"Rybak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jedrzej","family":"Solecki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9722-2344","authenticated-orcid":false,"given":"Jerzy","family":"Tyszer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2270433"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106816"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"1050","DOI":"10.1109\/43.238041","article-title":"3-weight pseudo-random test generation based on a deterministic test set for combinational and sequential circuits","volume":"12","author":"pomeranz","year":"1993","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114081"},{"key":"ref31","first-page":"894","article-title":"Two-dimensional test data compression for scan-based deterministic BIST","author":"liang","year":"2001","journal-title":"Proc ITC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.177"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776020"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907276"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882509"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.45"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831593"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197635"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342383"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.837985"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.511581"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.40"},{"key":"ref24","first-page":"237","article-title":"LFSR-coded test patterns for scan designs","author":"koenemann","year":"1991","journal-title":"Proc ETC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894197"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250115"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041775"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569803"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743304"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569374"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.12"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2256394"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386936"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033791"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.43"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437611"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894274"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990313"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923409"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766642"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033794"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843823"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894198"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126574"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/43.55187"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966671"},{"key":"ref46","first-page":"581","article-title":"Test data compression for IP embedded cores using selective encoding of scan slices","author":"wang","year":"2005","journal-title":"Proc ITC"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/43.863645"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584057"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270902"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2051096"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/43.918212"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512668"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7880730\/07529202.pdf?arnumber=7529202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:45Z","timestamp":1642004385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7529202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":51,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2597214","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}