{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,2]],"date-time":"2026-10-02T16:55:31Z","timestamp":1790960131138,"version":"4.1.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/tcad.2016.2597220","type":"journal-article","created":{"date-parts":[[2016,8,2]],"date-time":"2016-08-02T14:15:05Z","timestamp":1470147305000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["Retention-Aware DRAM Assembly and Repair for Future FGR Memories"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cheng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_48"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref30","article-title":"Restore tracking system for DRAM","author":"emma","year":"2002"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001366"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700556"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835978"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746305"},{"key":"ref16","first-page":"1","article-title":"A low power DRAM refresh control scheme for 3D integrated memory","author":"wang","year":"2014","journal-title":"Proc of CoolChips XVII"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1965-045-4"},{"key":"ref19","author":"jacobs","year":"2008","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref4","article-title":"International technology roadmap for semiconductors","year":"2010"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TVLSI.2003.817524","article-title":"Block-based multiperiod dynamic memory design for low data-retention power","volume":"11","author":"kim","year":"2003","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref6","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc ISCA"},{"key":"ref29","first-page":"1","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc ISCA"},{"key":"ref5","first-page":"10","article-title":"Spark: Cluster computing with working sets","author":"zaharia","year":"2010","journal-title":"The Proceedings of Hot-cloud"},{"key":"ref8","year":"2012","journal-title":"JEDEC DDR4 SDRAM Standard"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TVLSI.2003.817524","article-title":"Block-based multiperiod dynamic memory design for low data-retention power","volume":"11","author":"kim","year":"2003","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref2","first-page":"21","article-title":"An analysis of power consumption in a smartphone","author":"carroll","year":"2010","journal-title":"Proc USENIX ATC"},{"key":"ref9","year":"0","journal-title":"Memory for Dell PowerEdge 12th Generation Servers"},{"key":"ref1","article-title":"Power evaluation of a handheld computer: A case study","author":"viredaz","year":"2001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2006.874912"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref23","year":"0","journal-title":"CACTI 6 5"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Architect News"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07529059.pdf?arnumber=7529059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:27Z","timestamp":1641987567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7529059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2597220","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}