{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T17:11:28Z","timestamp":1781370688906,"version":"3.54.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Science and Engineering Research Board, Department of Science and Technology, Government of India","award":["SB\/FTP\/ETA-0474\/2012"],"award-info":[{"award-number":["SB\/FTP\/ETA-0474\/2012"]}]},{"name":"Department of Science and Technology (Science and Engineering Research Board), Government of India"},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Department of Electronics and IT, Government of India"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Air Force"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/tcad.2016.2597232","type":"journal-article","created":{"date-parts":[[2016,8,2]],"date-time":"2016-08-02T18:15:05Z","timestamp":1470161705000},"page":"655-668","source":"Crossref","is-referenced-by-count":66,"title":["TL-HLS: Methodology for Low Cost Hardware Trojan Security Aware Scheduling With Optimal Loop Unrolling Factor During High Level Synthesis"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8215-7903","authenticated-orcid":false,"given":"Anirban","family":"Sengupta","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saumya","family":"Bhadauria","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2014.01.041"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(02)00447-7"},{"key":"ref33","first-page":"2291","article-title":"Low power multiplier design using complementary pass-transistor asynchronous adiabatic logic","volume":"2","author":"kumar","year":"2010","journal-title":"Int J Comput Sci Eng"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.03.010"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1145\/2742060.2742061","article-title":"Untrusted third party digital IP cores: Power-delay trade-off driven exploration of hardware trojan secured datapath during high level synthesis","author":"sengupta","year":"2015","journal-title":"Proceedings of the 25th edition on Great Lakes Symposium on VLSI (GLSVLSI)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.61"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2014.08.085"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.10"},{"key":"ref35","first-page":"113","article-title":"A 190mV supply, 10MHz, 90nm CMOS, pipelined sub-threshold adder using variation-resilient circuit techniques","author":"reynders","year":"2011","journal-title":"Proc IEEE Asian Solid State Circuits Conf (A-SSCC)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496737"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2013.11.026"},{"key":"ref11","first-page":"15","article-title":"Detecting malicious inclusions in secure hardware: Challenges and solutions","author":"wang","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw -Oriented Security Trust (HOST)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2014.6900920"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391616"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770772"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2005.860764"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.73"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537940"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.902270"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513122"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2196252"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604087"},{"key":"ref29","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Proc IEEE Int Workshop Hardw -Oriented Security Trust (HOST)"},{"key":"ref5","author":"mohanty","year":"2015","journal-title":"Nanoelectronic Mixed-Signal System Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224990"},{"key":"ref7","first-page":"1","article-title":"High-level synthesis for run-time hardware trojan detection and recovery","author":"cui","year":"2014","journal-title":"Proc 51st Annu Design Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.22"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016876"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"key":"ref20","article-title":"A novel framework for applying multiobjective GA and PSO based approaches for simultaneous area, delay, and power optimization in high level synthesis of datapaths","author":"ram","year":"2012","journal-title":"VLSI Des"},{"key":"ref22","author":"deb","year":"2001","journal-title":"Multi-Objective Optimization Using Evolutionary Algorithms"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021207331209"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.1997.620351"},{"key":"ref23","first-page":"23","article-title":"Bacterial foraging optimization algorithm: Theoretical foundations, analysis, and applications","volume":"203","author":"das","year":"2009","journal-title":"Foundations of Computational Intelligence Volume 3"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224968"},{"key":"ref25","author":"bushnell","year":"2013","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7880730\/7529067-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7880730\/07529067.pdf?arnumber=7529067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:46Z","timestamp":1649443666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7529067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":39,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2597232","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}