{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T13:20:29Z","timestamp":1780406429983,"version":"3.54.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tcad.2016.2600241","type":"journal-article","created":{"date-parts":[[2016,8,12]],"date-time":"2016-08-12T15:45:15Z","timestamp":1471016715000},"page":"869-882","source":"Crossref","is-referenced-by-count":3,"title":["Synthesis of Regular Expressions Revisited: From PSL SEREs to Hardware"],"prefix":"10.1109","volume":"36","author":[{"given":"Fatemeh Negin","family":"Javaheri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4856-453X","authenticated-orcid":false,"given":"Dominique","family":"Borrione","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1109\/TC.1968.229095","article-title":"polylinear sequential circuit realizations of finite automata","volume":"c 17","author":"curtis","year":"1968","journal-title":"IEEE Transactions on Computers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.263959"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19835-9_25"},{"key":"ref32","year":"0","journal-title":"Requirements Analysis Tool with Synthesis (RATSY)"},{"key":"ref31","first-page":"364","article-title":"Synthesis of reactive(1) designs","author":"piterman","year":"2006","journal-title":"Verification Model Checking and Abstract Interpretation"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.22"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263474"},{"key":"ref36","article-title":"Vérification semi-formelle et synthèse automatique de circuits à partir de spécifications temporelles écrites en PSL","author":"oddos","year":"2009"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2009.6041335"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6149-3_11"},{"key":"ref10","author":"cohen","year":"2004","journal-title":"Using PSL\/Sugar for Formal and Dynamic Verification"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ARRAYS.1988.18071"},{"key":"ref11","first-page":"3","article-title":"Applications of recursive arithmetic to the problem of circuit synthesis","volume":"1","author":"church","year":"1957","journal-title":"Summaries of the Summer Institute of Symbolic Logic"},{"key":"ref12","first-page":"23","article-title":"Logic arithmetic and automata","author":"church","year":"1962","journal-title":"Proc Int Congr Math"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9947-1969-0280205-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1090\/cbms\/013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.285744"},{"key":"ref16","article-title":"ProGram: A grammar-based method for specification and hardware synthesis of communication protocols","author":"\u00f6berg","year":"1999"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-16492-8_119"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75293"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.875301"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2014.6987592"},{"key":"ref4","author":"eisner","year":"2006","journal-title":"A Practical Introduction to PSL"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2004.1311089"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049150"},{"key":"ref6","author":"srouji","year":"2005"},{"key":"ref29","year":"2012","journal-title":"IBM Generalized Buffer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref8","article-title":"Automatic synthesis of digital circuits from temporal specifications","author":"javaheri","year":"2015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44585-4_33"},{"key":"ref2","author":"foster","year":"2005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41010-9_6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2386212"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018137"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2007.09.004"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2015.7306354"},{"key":"ref24","first-page":"91","article-title":"Symbolically synthesizing small circuits","author":"ehlers","year":"2012","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"ref41","first-page":"169","article-title":"Synthesizing correct sequential circuits","author":"brown","year":"1990","journal-title":"Proc Int Conf Systolic Arrays"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2011.08.007"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364456"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_37"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7904786\/07542556.pdf?arnumber=7542556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:27Z","timestamp":1641987567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7542556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":42,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2600241","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}