{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:51:22Z","timestamp":1774367482537,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004719","name":"French Ministery of Industry through the BGLE ACOSE Project Grant","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004719","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tcad.2016.2604294","type":"journal-article","created":{"date-parts":[[2016,8,30]],"date-time":"2016-08-30T14:40:50Z","timestamp":1472568050000},"page":"789-800","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic Binary Translation of VLIW Codes on Scalar Architectures"],"prefix":"10.1109","volume":"36","author":[{"given":"Luc","family":"Michel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.1996.565037"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/2.825697"},{"key":"ref12","first-page":"15","article-title":"Studying the performance of the FX!32 binary translation system","author":"drongowski","year":"1999","journal-title":"Proc Workshop Binary Translation"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/351397.351414"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191529"},{"key":"ref15","first-page":"26","article-title":"DAISY: Dynamic compilation for 100% architectural compatibility","author":"ebcio?lu","year":"1997","journal-title":"Proc ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.825695"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/233008.233025"},{"key":"ref19","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.118"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/7902.7904"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763121"},{"key":"ref29","author":"pouchet","year":"2011","journal-title":"PolyBench The Polyhedral Benchmark Suite"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2095631"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800017.800542"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2009.933431"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/361011.361073"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref20","first-page":"100","article-title":"Design and implementation of crossbit: Dynamic binary translation infrastructure","volume":"33","author":"bao","year":"2007","journal-title":"Comput Eng"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763274"},{"key":"ref21","first-page":"269","article-title":"Optimizing dynamic binary translation for SIMD instructions","author":"li","year":"2006","journal-title":"Proc Code Gener Optim"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629446"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253195"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1067651.801649"},{"key":"ref25","first-page":"1","article-title":"Mixed simulation kernels for high performance virtual platforms","author":"mont\u00f3n","year":"2009","journal-title":"Proc Forum Spec Design Lang"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7904786\/07556263.pdf?arnumber=7556263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:27Z","timestamp":1641987567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7556263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":29,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2604294","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}