{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:30:52Z","timestamp":1758893452950,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/I012036\/1","EP\/I020357\/1","EP\/K015108\/1","EP\/K034448\/1"],"award-info":[{"award-number":["EP\/I012036\/1","EP\/I020357\/1","EP\/K015108\/1","EP\/K034448\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering and Imagination Technologies through joint funding of a research chair","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/tcad.2016.2608861","type":"journal-article","created":{"date-parts":[[2016,9,13]],"date-time":"2016-09-13T14:15:04Z","timestamp":1473776104000},"page":"761-774","source":"Crossref","is-referenced-by-count":1,"title":["Custom Multicache Architectures for Heap Manipulating Programs"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2525-0693","authenticated-orcid":false,"given":"Felix","family":"Winterstein","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kermin E.","family":"Fleming","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsin-Jung","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"journal-title":"The Llvm Compiler Infrastructure","year":"2016","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393141"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.43"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145733"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689083"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555804"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1287\/opre.45.5.758"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.35"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145727"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TCAD.2009.2013541","article-title":"Combining data reuse with data-level parallelization for FPGA-targeted hardware compilation: A geometric programming framework","volume":"28","author":"liu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref8","first-page":"1","article-title":"Local reasoning about programs that alter data structures","author":"o\u2019hearn","year":"2001","journal-title":"Proceedings of the 16th Intl Workshop Computer Science Logic (CSL)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718388"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2836169"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2002.1017616"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/267959.269969"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00590-9_25"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/570886.570889"},{"journal-title":"Z3 An efficient SMT solver","year":"2015","key":"ref23"},{"key":"ref26","first-page":"617","article-title":"Reuse distance as a metric for cache behavior","author":"beyls","year":"2001","journal-title":"Proc IASTED Conf Parallel Distrib Comput Syst"},{"article-title":"An analytical model of locality and caching","year":"1996","author":"brehob","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7904786\/07565624.pdf?arnumber=7565624","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:27Z","timestamp":1641987567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7565624\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":27,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2608861","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}