{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,20]],"date-time":"2026-09-20T14:09:37Z","timestamp":1789913377030,"version":"4.0.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/I038551\/1 (GAELS)"],"award-info":[{"award-number":["EP\/I038551\/1 (GAELS)"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/K001698\/1 (UNCOVER)"],"award-info":[{"award-number":["EP\/K001698\/1 (UNCOVER)"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC","doi-asserted-by":"publisher","award":["EP\/K503885\/1 IAA"],"award-info":[{"award-number":["EP\/K503885\/1 IAA"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcad.2016.2611508","type":"journal-article","created":{"date-parts":[[2016,9,20]],"date-time":"2016-09-20T18:22:56Z","timestamp":1474395776000},"page":"938-951","source":"Crossref","is-referenced-by-count":8,"title":["A Structured Visual Approach to GALS Modeling and Verification of Communication Circuits"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6382-3571","authenticated-orcid":false,"given":"Frank","family":"Burns","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Danil","family":"Sokolov","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.21"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2015.7340487"},{"key":"ref31","article-title":"Formal verification of on-chip communication fabrics","author":"verbeek","year":"2013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24541-1_22"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_29"},{"key":"ref11","first-page":"214","article-title":"Verifying deadlock-freedom of communication fabrics","author":"gotmanov","year":"2012","journal-title":"Proc VMCIA"},{"key":"ref12","first-page":"223","article-title":"Hunting deadlocks efficiently in micro-architectural models of communication fabrics","author":"verbeek","year":"2011","journal-title":"Proc Int Conf Formal Methods Comput -Aided Design (FMCAD)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176626"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2331342"},{"key":"ref15","first-page":"57","article-title":"Generation of inductive invariants from register transfer level designs of communication fabrics","author":"joosten","year":"2013","journal-title":"Proc 3rd Int Conf Formal Methods Models Codesign (MEMOCODE)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0616"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0063"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3143-9"},{"key":"ref19","year":"2007"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2014.07.003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014746130920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02652-2_20"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"143","DOI":"10.3233\/FI-2015-1173","article-title":"Persistent and nonviolent steps and the design of GALS systems","volume":"137","author":"fernandes","year":"2015","journal-title":"Fundamenta Informat"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11737-9_15"},{"key":"ref8","first-page":"1","article-title":"AsipIDE tutorial-bringing together GALS design and open-source tools in a hardware-software-FPGA co-simulation flow","author":"janin","year":"2010","journal-title":"Proc Tuts Conf ASYNC-NOCS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27813-9_47"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271870"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205998"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.005"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02424-5_21"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"41","DOI":"10.3233\/FI-2009-192","article-title":"Structured occurrence nets: A formalism for aiding system failure prevention and analysis techniques","volume":"97","author":"koutny","year":"2009","journal-title":"Fundamenta Informat"},{"key":"ref24","author":"kinniment","year":"2008","journal-title":"Synchronization and Arbitration in Digital Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73094-1_30"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BF01384314"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7931742\/07572140.pdf?arnumber=7572140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:01:39Z","timestamp":1657317699000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7572140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":33,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2611508","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}