{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T13:34:20Z","timestamp":1772804060663,"version":"3.50.1"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2470"],"award-info":[{"award-number":["2470"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcad.2016.2611515","type":"journal-article","created":{"date-parts":[[2016,9,20]],"date-time":"2016-09-20T14:22:56Z","timestamp":1474381376000},"page":"1030-1042","source":"Crossref","is-referenced-by-count":5,"title":["ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1434-5662","authenticated-orcid":false,"given":"Ran","family":"Wang","sequence":"first","affiliation":[]},{"given":"Guoliang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Qian","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4475-6435","authenticated-orcid":false,"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"67","article-title":"At-speed BIST for interposer wires supporting on-the-spot diagnosis","author":"huang","year":"2013","journal-title":"Proc Int On-Line Test Symp"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MDAT.2014.2304437","article-title":"On improving interconnect defect diagnosis resolution and yield for interposer-based 3-D ICs","volume":"31","author":"chi","year":"2014","journal-title":"IEEE Design Test"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651893"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2757278"},{"key":"ref15","year":"2005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159776"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref4","first-page":"26","article-title":"3D IC integration with TSV interposers for high-performance applications","volume":"14","author":"lau","year":"2010"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248842"},{"key":"ref6","first-page":"847","article-title":"Silicon interposer with TSVs (Through Silicon Vias) and fine multilayer wiring","author":"sunohara","year":"2008","journal-title":"Proc IEEE Electron Compon Technol Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488767"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550030"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898527"},{"key":"ref2","article-title":"A silicon interposer-based 2.5D-IC design flow, going 3D by evolution rather than by revolution","author":"jackson","year":"2012"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651906"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2011.07.011"},{"key":"ref21","first-page":"52","article-title":"Interconnect testing with boundary scan","author":"wagner","year":"1987","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref24","year":"2012","journal-title":"XPress MP"},{"key":"ref23","year":"2013","journal-title":"Mentor Graphics TestKompress"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7931742\/07572008.pdf?arnumber=7572008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:46Z","timestamp":1641987646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7572008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":24,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2611515","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}