{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:01:59Z","timestamp":1781884919780,"version":"3.54.5"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["102-2221-E-006-270-MY3"],"award-info":[{"award-number":["102-2221-E-006-270-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["104-2811-E-006-036"],"award-info":[{"award-number":["104-2811-E-006-036"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcad.2016.2613928","type":"journal-article","created":{"date-parts":[[2016,9,27]],"date-time":"2016-09-27T15:41:56Z","timestamp":1474990916000},"page":"1004-1017","source":"Crossref","is-referenced-by-count":11,"title":["Built-In Test and Diagnosis for TSVs With Different Placement Topologies and Crosstalk Impact Ranges"],"prefix":"10.1109","volume":"36","author":[{"given":"Wen-Hsuan","family":"Hsu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1228-3402","authenticated-orcid":false,"given":"Michael Andreas","family":"Kochte","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"2013"},{"key":"ref11","year":"2005"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2016.7482554"},{"key":"ref13","author":"steinhaus","year":"999","journal-title":"Mathematical Snapshots"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.21"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651894"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810665"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.202"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2014.6880155"},{"key":"ref19","first-page":"520","article-title":"An efficient 3D-IC on-chip test framework to embed TSV testing in memory BIST","author":"li","year":"2015","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751477"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432142"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5322-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703278"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref9","article-title":"Through silicon via layout pattern","author":"jan","year":"2013"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007458"},{"key":"ref20","first-page":"1","article-title":"Post-bond test techniques for TSVs with crosstalk faults in 3D ICs","author":"huang","year":"2012","journal-title":"Proc IEEE Int Symp VLSI Design Autom Test (VLSI-TSA-DAT)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2014.6820323"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818770"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref26","year":"2016"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783749"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7931742\/07577742.pdf?arnumber=7577742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:47Z","timestamp":1641987647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7577742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":27,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2613928","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}