{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T16:15:11Z","timestamp":1783700111315,"version":"3.55.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcad.2016.2616377","type":"journal-article","created":{"date-parts":[[2016,10,11]],"date-time":"2016-10-11T15:00:15Z","timestamp":1476198015000},"page":"992-1003","source":"Crossref","is-referenced-by-count":13,"title":["Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3-D ICs"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2636-9928","authenticated-orcid":false,"given":"Sandeep Kumar","family":"Samal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pratyush","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Du","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1192","article-title":"A comprehensive study of monolithic 3D cell on cell design using commercial 2D tool","author":"billoint","year":"2015","journal-title":"Proc DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419899"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451922"},{"key":"ref14","year":"2013","journal-title":"OpenSPARC T2"},{"key":"ref15","year":"2014","journal-title":"Opencores"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560531"},{"key":"ref17","year":"2015","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref18","year":"2015","journal-title":"Nangate open cell library"},{"key":"ref19","year":"2013","journal-title":"Synopsys 28nm PDK"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831831"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2394407"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479040"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747954"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref20","first-page":"201","article-title":"Power benefit study of monolithic 3D IC at the 7nm technology node","author":"chang","year":"2015","journal-title":"Proc ISLPED"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2470124"},{"key":"ref21","year":"2015","journal-title":"Predictive Technology Model"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2285593"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7931742\/07588089.pdf?arnumber=7588089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:47Z","timestamp":1641987647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7588089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":23,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2616377","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}