{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:47:12Z","timestamp":1766807232552,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation (DFG)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Transregional Collaborative Research Centre \u201cInvasive Computing\u201d","award":["SFB\/TR 89"],"award-info":[{"award-number":["SFB\/TR 89"]}]},{"name":"Singapore Ministry of Education Academic Research Fund Tier 2","award":["MOE2014-T2-2-129"],"award-info":[{"award-number":["MOE2014-T2-2-129"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/tcad.2016.2618880","type":"journal-article","created":{"date-parts":[[2016,10,19]],"date-time":"2016-10-19T14:16:19Z","timestamp":1476886579000},"page":"1054-1058","source":"Crossref","is-referenced-by-count":11,"title":["Optimal Greedy Algorithm for Many-Core Scheduling"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5813-7021","authenticated-orcid":false,"given":"Anuj","family":"Pathania","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vanchinathan","family":"Venkatramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref12","first-page":"215","article-title":"The ondemand governor","volume":"2","author":"pallipadi","year":"2006","journal-title":"Proc Linux Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086701"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"article-title":"Performance modeling of adaptive multi-core architecture","year":"2015","author":"vanchinathan","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1023\/B:ANOR.0000030682.25673.c0","article-title":"Scheduling malleable tasks on parallel processors to minimize the makespan","volume":"129","author":"b?a?ewicz","year":"2004","journal-title":"Ann Oper Res"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"ref6","first-page":"123","article-title":"Malleable invasive applications","author":"buchwald","year":"2015","journal-title":"Proceedings on Software Engineering"},{"key":"ref5","first-page":"43","article-title":"Corey: An operating system for many cores","author":"boyd-wickizer","year":"2008","journal-title":"Proc Operating System Design and Implementation (OSDI)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454142"},{"key":"ref7","first-page":"1","article-title":"Metrics and benchmarking for parallel job scheduling","author":"feitelson","year":"1998","journal-title":"Proc Job Sched Strategies Parallel Process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488942"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164944"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541962"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7931742\/07593220.pdf?arnumber=7593220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:46Z","timestamp":1641987646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7593220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":20,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2618880","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}