{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T06:51:06Z","timestamp":1790664666571,"version":"4.1.0"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["MOST 104-2628-E-007-003-MY3"],"award-info":[{"award-number":["MOST 104-2628-E-007-003-MY3"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tcad.2016.2622625","type":"journal-article","created":{"date-parts":[[2016,10,27]],"date-time":"2016-10-27T14:12:16Z","timestamp":1477577536000},"page":"1381-1394","source":"Crossref","is-referenced-by-count":10,"title":["Self-Aligned Double Patterning Lithography Aware Detailed Routing With Color Preassignment"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0399-1028","authenticated-orcid":false,"given":"Yixiao","family":"Ding","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Chu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5593-4319","authenticated-orcid":false,"given":"Wai-Kei","family":"Mak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488848"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593176"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1117\/12.2011539","article-title":"Avoiding wafer-print artifacts in spacer is dielectric (SID) patterning","author":"luk-pat","year":"2013","journal-title":"Proc SPIE"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560530"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref16","first-page":"8694","article-title":"Improved spacer-is-dielectric (SID) decomposition with model based verification","author":"du","year":"2013","journal-title":"Proc SPIE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397313"},{"key":"ref19","first-page":"488","article-title":"Archer: A history-driven global routing algorithm","author":"ozdal","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783328"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687511"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024901"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160923"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2160916.2160922"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514958"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.879500"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509607"},{"key":"ref20","first-page":"503","article-title":"BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router","author":"cho","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref22","first-page":"1","article-title":"Throughput optimization for SADP and e-beam based manufacturing of 1D layout","author":"ding","year":"2014","journal-title":"Proc DAC"},{"key":"ref21","first-page":"606","article-title":"A negotiated congestion based router for simultaneous escape routing","author":"ma","year":"2010","journal-title":"Proc ISQED"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7982827\/07723830.pdf?arnumber=7723830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:35Z","timestamp":1641987695000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7723830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2622625","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}