{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T16:07:15Z","timestamp":1780675635314,"version":"3.54.1"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcad.2017.2648839","type":"journal-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T19:28:43Z","timestamp":1483644523000},"page":"1716-1724","source":"Crossref","is-referenced-by-count":76,"title":["Shrunk-2-D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3-D ICs"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6296-8453","authenticated-orcid":false,"given":"Shreepad","family":"Panth","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kambiz","family":"Samadi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yang","family":"Du","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"219","article-title":"World’s first monolithic 3-D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Proc IEEE Int Symp VLSI Technol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2037368"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429500"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref9","year":"2014","journal-title":"OpenSPARC Oracle"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8039292\/07807289.pdf?arnumber=7807289","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:09Z","timestamp":1633921209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7807289\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":9,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2648839","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}