{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:52:03Z","timestamp":1764841923636,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcad.2017.2650980","type":"journal-article","created":{"date-parts":[[2017,1,10]],"date-time":"2017-01-10T19:25:17Z","timestamp":1484076317000},"page":"1702-1715","source":"Crossref","is-referenced-by-count":11,"title":["A Layered Methodology for the Simulation of Extra-Functional Properties in Smart Systems"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9666-5194","authenticated-orcid":false,"given":"Sara","family":"Vinco","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukai","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1369-9688","authenticated-orcid":false,"given":"Massimo","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1453-0_9"},{"journal-title":"STLQ015150 mA—Ultra Low Quiescent Current Linear Voltage Regulator","year":"2015","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2485158"},{"key":"ref32","first-page":"1","article-title":"HotSpot: Techniques for modeling thermal effects at the processor-architecture level","author":"skadron","year":"2002","journal-title":"Proc THERMINIC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"ref30","first-page":"135","author":"sakka","year":"2012","journal-title":"Batteries and Supercapacitors for Electric Vehicles"},{"journal-title":"ST EFL700A39 EnFilm Rechargeable Solid State Lithium Thin Film Battery Datasheet","year":"2013","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00206-4"},{"journal-title":"The RAMP Lifetime Reliability Model (Version 2 0)","year":"2005","author":"srinivasan","key":"ref35"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0278"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2004.10008"},{"key":"ref11","article-title":"A next generation design framework for platform-based design","author":"davare","year":"2007","journal-title":"Proc Accellera DVCon"},{"journal-title":"HIFSuite—EDA Software Tools for HDL and Virtual Platforms","year":"2016","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DEST.2012.6227921"},{"key":"ref14","first-page":"1","article-title":"Moving from co-simulation to simulation for effective smart systems design","author":"fummi","year":"2014","journal-title":"Proc IEEE\/ACM DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2011.6114163"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656093"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450539"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2016.7448795"},{"key":"ref28","first-page":"20","article-title":"Über die Abhängigkeit der Kapazität von der Entladestromstärke bei Bleiakkumulatoren","author":"peukert","year":"1897","journal-title":"Elektrotechnische Zeitschrift"},{"key":"ref4","article-title":"A comprehensive timing, power, thermal, and reliability model for exascale node architectures","author":"beckmann","year":"2013","journal-title":"Proc MODSIM"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629324"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOTOV.2013.2283056"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658580"},{"journal-title":"The Plasma CPU Core","year":"2001","author":"rhoads","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.187"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.890837"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902975"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2012.01.003"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763167"},{"journal-title":"Recommended Vendor Extensions to IEEE 1685-2009 (IP-XACT)","year":"2013","key":"ref1"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915477"},{"year":"2006","key":"ref21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500573"},{"journal-title":"MAX3108 SPI\/I2C UART","year":"2015","key":"ref24"},{"journal-title":"The XML C parser and toolkit of Gnome","year":"2016","author":"veillard","key":"ref41"},{"journal-title":"Fault-Tolerant Systems","year":"2007","author":"koren","key":"ref23"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221217"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333689"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627657"},{"journal-title":"EECS0HD334 Electric Double Layer Capacitors Datasheet","year":"2015","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8039292\/07812663.pdf?arnumber=7812663","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:09Z","timestamp":1633921209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7812663\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":44,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2650980","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}