{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T11:22:28Z","timestamp":1782127348372,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MOST of China Project","award":["2011DFA60290"],"award-info":[{"award-number":["2011DFA60290"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","award":["61176022"],"award-info":[{"award-number":["61176022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tcad.2017.2650989","type":"journal-article","created":{"date-parts":[[2017,1,10]],"date-time":"2017-01-10T14:25:17Z","timestamp":1484058317000},"page":"1089-1102","source":"Crossref","is-referenced-by-count":12,"title":["TSF3D: MSV-Driven Power Optimization for Application-Specific 3D Network-on-Chip"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9194-3009","authenticated-orcid":false,"given":"Kan","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sheqin","family":"Dong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fengxian","family":"Jiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509622"},{"key":"ref38","year":"2016","journal-title":"Gurobi Optimizer"},{"key":"ref33","first-page":"535","article-title":"Floorplanning and topology generation for application-specific network-on-chip","author":"yu","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref32","first-page":"1","article-title":"A new architecture for power network in 3D IC","author":"chen","year":"2011","journal-title":"Proc DATE"},{"key":"ref31","first-page":"47","article-title":"Thermal-aware power network design for IR drop reduction in 3D ICs","author":"li","year":"2012","journal-title":"Proc ASPDAC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391511"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840760"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630121"},{"key":"ref10","first-page":"644","article-title":"Voltage island-driven floorplanning","author":"ma","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2402197"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531558"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2890499"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358087"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206823"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.98"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0288"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742085"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372639"},{"key":"ref28","first-page":"264","article-title":"A voltage-frequency island aware energy optimization framework for networks-on-chip","author":"jang","year":"2008","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391973"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105327"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973017"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TCAD.2009.2013997","article-title":"Voltage-island partitioning and floorplanning under timing constraints","volume":"28","author":"lee","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.874752"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1145\/1278480.1278512","article-title":"energy-aware synthesis of networks-on-chip implemented with voltage islands","author":"lap-fai leung","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278509"},{"key":"ref2","first-page":"355","article-title":"Designing application-specific networks on chips with floorplan information","author":"murali","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"ref9","first-page":"650","article-title":"An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning","author":"lee","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2014.07.065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090625"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751853"},{"key":"ref24","first-page":"517","article-title":"Application-specific 3D network-on-chip design using simulated allocation","author":"zhou","year":"2010","journal-title":"Proc ASPDAC"},{"key":"ref23","first-page":"1207","article-title":"An efficient 3D NoC synthesis by using genetic algorithms","author":"jiang","year":"2010","journal-title":"Proc TENCON"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687504"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937785"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7951135\/07812645.pdf?arnumber=7812645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:53Z","timestamp":1641987533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7812645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":40,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2650989","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}