{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:25Z","timestamp":1740132025135,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007347","name":"SPIE BACUS Scholarship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007347","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008562","name":"University Graduate Continuing Fellowship from the University of Texas at Austin","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008562","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tcad.2017.2651811","type":"journal-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T19:10:26Z","timestamp":1484161826000},"page":"1113-1125","source":"Crossref","is-referenced-by-count":3,"title":["Redundant Local-Loop Insertion for Unidirectional Routing"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5314-7669","authenticated-orcid":false,"given":"Xiaoqing","family":"Xu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0977-2774","authenticated-orcid":false,"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jiaojiao","family":"Ou","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Cline","sequence":"additional","affiliation":[]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"1","article-title":"Throughput optimization for SADP and e-beam based manufacturing of 1D layout","author":"ding","year":"2014","journal-title":"Proc ACM\/IEEE Design Autom Conf (DAC)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165047"},{"journal-title":"Predictive Technology Model Ver 2 1","year":"2016","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1117\/12.916290"},{"article-title":"Self aligning via patterning","year":"2012","author":"arnold","key":"ref11"},{"article-title":"Self-aligned via interconnect using relaxed patterning exposure","year":"2014","author":"rieger","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640028"},{"key":"ref14","first-page":"633","article-title":"Post-routing redundant via insertion and line end extension with via density consideration","author":"lee","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796524"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353656"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514960"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332375"},{"journal-title":"ITRS","year":"2014","key":"ref28"},{"key":"ref4","first-page":"260","article-title":"Non-tree routing for reliability and yield improvement","author":"kahng","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118469"},{"key":"ref6","first-page":"574","article-title":"Design and manufacturing process co-optimization in nano-technology","author":"hsu","year":"2014","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"journal-title":"NanGate FreePDK15 open cell library","year":"2014","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687407"},{"key":"ref8","article-title":"DTCO at N7 and beyond: Patterning and electrical compromises and opportunities","author":"ryckaert","year":"2015","journal-title":"Proc SPIE"},{"key":"ref7","article-title":"The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the extreme","author":"liebmann","year":"2015","journal-title":"Proc SPIE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118376"},{"article-title":"Redundant micro-loop structure for use in an integrated circuit physical design process and method of forming the same","year":"2012","author":"anderson","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.148"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10479-006-0048-1"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560530"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1117\/12.2011539"},{"journal-title":"Gurobi","year":"2014","key":"ref24"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/TCAD.1984.1270090","article-title":"Signal delay in general RC networks","volume":"3","author":"lin","year":"1984","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"journal-title":"Cadence SoC Encounter","year":"2012","key":"ref26"},{"journal-title":"Synopsys Design Compiler","year":"2012","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/7951135\/7814231-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7951135\/07814231.pdf?arnumber=7814231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:48Z","timestamp":1649443668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7814231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2651811","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}