{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T12:08:31Z","timestamp":1778674111001,"version":"3.51.4"},"reference-count":72,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Semiconductor Technology Advanced Research Network SONIC"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000774","name":"Defense Threat Reduction Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000774","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcad.2017.2651824","type":"journal-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T19:10:26Z","timestamp":1484161826000},"page":"1497-1510","source":"Crossref","is-referenced-by-count":18,"title":["System-Level Effects of Soft Errors in Uncore Components"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8705-7066","authenticated-orcid":false,"given":"Hyungmin","family":"Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8130-2550","authenticated-orcid":false,"given":"Eric","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Shepherd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yong","family":"Cher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116254"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"ref70","article-title":"32nm SOI SRAM and latch SEU cross-sections measured (heavy ion data) and determined with simulations","author":"turowski","year":"2015","journal-title":"Single-Event Effects Symp"},{"key":"ref39","author":"weaver","year":"2008","journal-title":"OpenSPARC Internals OpenSPARC T1\/T2 CMT Throughput Computing"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/32.815322"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/12.559803"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2003.1209958"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798242"},{"key":"ref37","author":"hauck","year":"2007","journal-title":"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723116"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334301"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003567"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1012"},{"key":"ref63","first-page":"123","article-title":"SafetyNet: Improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744923"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref27","year":"2017","journal-title":"OpenSPARC World’s First Free 64-bit Microprocessor"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234286"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.859577"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193229"},{"key":"ref67","article-title":"SER prediction in advanced FinFET and SOI FinFET technologies; challenges and comparisons to measurements","author":"lilja","year":"2016","journal-title":"Single-Event Effects Symp"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2015.7336712"},{"key":"ref69","article-title":"Frequency trends observed in 32nm SOI flip-flops and combinational logic","author":"quinn","year":"2015","journal-title":"IEEE Nucl and Space Radiation Effects Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2508981"},{"key":"ref1","first-page":"1","article-title":"The resilience wall: Cross-layer solution strategies","author":"mitra","year":"2014","journal-title":"Proc IEEE Int Symp VLSI Design Autom Test"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.60"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2010.5542611"},{"key":"ref21","year":"2017","journal-title":"System Architecture Exploration Using Wind River Simics"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.138"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270301"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0275"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0285"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424338"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.18"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024420"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.42"},{"key":"ref57","author":"mukherjee","year":"2008","journal-title":"Architecture Design for Soft Errors"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1177\/1094342009106189"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598129"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/568522.568525"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651907"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861096"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2259503"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630080"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456959"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456961"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/24.58726"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2218128"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1561\/1000000018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2015.2495130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946138"},{"key":"ref7","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"kelin","year":"2010","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2123918"},{"key":"ref9","first-page":"34","article-title":"The forgotten ‘uncore’: On the energy-efficiency of heterogeneous cores","author":"gupta","year":"2012","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref46","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2192736"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306783"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299573"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref44","article-title":"Effects of single-event-induced charge sharing in sub-100 nm bulk CMOS technologies","author":"amusan","year":"2009"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2273437"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/8013181\/7814290-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8013181\/07814290.pdf?arnumber=7814290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:48Z","timestamp":1649443668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7814290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":72,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2651824","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}