{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:25:35Z","timestamp":1763724335464,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1319496","CCF-1617708","CNS-1563829"],"award-info":[{"award-number":["CCF-1319496","CCF-1617708","CNS-1563829"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100008975","name":"University of Massachusetts, Amherst","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008975","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcad.2017.2652220","type":"journal-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T19:10:26Z","timestamp":1484161826000},"page":"1647-1659","source":"Crossref","is-referenced-by-count":48,"title":["Incremental SAT-Based Reverse Engineering of Camouflaged Logic Circuits"],"prefix":"10.1109","volume":"36","author":[{"given":"Cunxi","family":"Yu","sequence":"first","affiliation":[]},{"given":"Xiangyu","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Duo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Maciej","family":"Ciesielski","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Holcomb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"Mitigating SAT attack on logic locking","author":"xie","year":"2016","journal-title":"Proc 8th Int Conf Cryptogr Hardw Embedded Syst (CHES)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1090\/dimacs\/035\/01"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref31","first-page":"424","article-title":"sharpSAT–counting models with advanced component caching and implicit BCP","author":"thurley","year":"2006","journal-title":"Proc Int Conf Theory Appl Satisfiability Test"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1613\/jair.601","article-title":"The good old Davis-Putnam procedure helps counting models","volume":"10","author":"birnbaum","year":"1999","journal-title":"J Artif Intell Res"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396725"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref35","first-page":"899","article-title":"Efficient gröbner basis reductions for formal verification of Galois field multipliers","author":"lv","year":"2012","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008208521515"},{"journal-title":"Syphermedia Library Circuit Camouflage Technology","year":"2012","key":"ref10"},{"key":"ref40","first-page":"29","article-title":"CamoPerturb: Secure IC camouflaging for minterm protection","author":"yasin","year":"2016","journal-title":"Proc 35th Int Conf Comput -Aided Design ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"ref13","article-title":"Diffusion programmable device: The device to prevent reverse engineering","volume":"2014","author":"shiozaki","year":"2014","journal-title":"IACR Cryptology ePrint Archive"},{"journal-title":"Threshold voltage-defined switches for programmable gates","year":"2015","author":"iyengar","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.89"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2601067"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref28","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"Proc Int Conf Theory Appl Satisfiability Test"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315145"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(05)82542-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.118"},{"key":"ref6","first-page":"185","article-title":"Reverse-engineering a cryptographic RFID tag","volume":"28","author":"nohl","year":"2008","journal-title":"Proc Usenix Security"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.264"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224325"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516656"},{"key":"ref9","first-page":"83","article-title":"Template-based circuit understanding","author":"gasc\u00f3n","year":"2014","journal-title":"Proc Formal Methods in Computer Aided Design (FMCAD)"},{"key":"ref1","first-page":"433","article-title":"Oracle-guided incremental SAT solving to reverse engineer camouflaged logic circuits","author":"liu","year":"2016","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"ref22","first-page":"137","article-title":"Evaluating the security of logic encryption algorithms","author":"subramanyan","year":"2015","journal-title":"Hardware-Oriented Security and Trust (HOST)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927112"},{"key":"ref24","first-page":"9","article-title":"Design principles for tamper-resistant smartcard processors","volume":"99","author":"k\u00f6mmerling","year":"1999","journal-title":"Proc Smartcard"},{"key":"ref41","first-page":"28","article-title":"Provably secure camouflaging strategy for IC protection","author":"li","year":"2016","journal-title":"Proc 35th Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref23","first-page":"339","article-title":"Scan based side channel attack on dedicated hardware implementations of data encryption standard","author":"yang","year":"2004","journal-title":"Proc Int Test Conf (ITC)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","year":"2007","author":"chow","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/8039292\/7814148-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8039292\/07814148.pdf?arnumber=7814148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:49Z","timestamp":1649443669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7814148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":42,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2652220","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}