{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:53:01Z","timestamp":1759146781650,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"KAKENHI","award":["26420323"],"award-info":[{"award-number":["26420323"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604054"],"award-info":[{"award-number":["61604054"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcad.2017.2661830","type":"journal-article","created":{"date-parts":[[2017,1,31]],"date-time":"2017-01-31T14:48:40Z","timestamp":1485874120000},"page":"2030-2043","source":"Crossref","is-referenced-by-count":6,"title":["A Unified Scheduling Approach for Power and Resource Optimization With Multiple $V_{\\mathrm{ dd}}$ or\/and $V_{\\mathrm{ th}}$ in High-Level Synthesis"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2541-8767","authenticated-orcid":false,"given":"Cong","family":"Hao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4369-0115","authenticated-orcid":false,"given":"Nan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483947"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2122310"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257885"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826551"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870796"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003288"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781107325708"},{"key":"ref17","volume":"135","author":"walker","year":"2012","journal-title":"A Survey of High-Level Synthesis Systems"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E97.A.1709"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.808436"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/54.895009"},{"journal-title":"High-Level Power Analysis and Optimization","year":"2012","author":"raghunathan","key":"ref3"},{"key":"ref6","first-page":"689","article-title":"Minimizing leakage power in aging-bounded high-level synthesis with design time multi-\n$V_{\\mathrm{ th}}$\n assignment","author":"chen","year":"2010","journal-title":"Proc IEEE ASP-DAC"},{"key":"ref29","first-page":"435","article-title":"Compatibility path based binding algorithm for interconnect reduction in high level synthesis","author":"kim","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref5","first-page":"202","article-title":"Leakage power optimization with dual- \n$V_{\\mathrm{ th}}$\n library in high-level synthesis","author":"tang","year":"2005","journal-title":"Proc 42nd Annu Design Autom Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118499"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.8.12"},{"key":"ref9","first-page":"887","article-title":"A provably good approximation algorithm for power optimization using multiple supply voltages","author":"liu","year":"2007","journal-title":"Proc IEEE DAC"},{"key":"ref1","first-page":"237","article-title":"Network simplex method based multiple voltage scheduling in power-efficient high-level synthesis","author":"hao","year":"2013","journal-title":"Proc IEEE ASP-DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535221"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_44"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770719"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2015.7516908"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jestch.2015.08.006"},{"key":"ref26","first-page":"114","article-title":"Reduce register files leakage through discharging cells","author":"jin","year":"2007","journal-title":"Proc IEEE ICCD"},{"key":"ref25","first-page":"478","article-title":"Design and comparison of multiplexer using different methodologies","volume":"5","author":"upadhyay","year":"2016","journal-title":"Int J Adv Res Comput Commun Eng"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8114692\/07837574.pdf?arnumber=7837574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:13Z","timestamp":1641987553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7837574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":29,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2661830","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}