{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T00:59:43Z","timestamp":1785200383047,"version":"3.55.0"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tcad.2017.2664062","type":"journal-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T20:55:14Z","timestamp":1486500914000},"page":"1911-1924","source":"Crossref","is-referenced-by-count":6,"title":["A Branch-&-Bound Test-Access-Mechanism Optimization Method for Multi- $V_{\\mathrm{ dd}}$ SoCs"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9385-642X","authenticated-orcid":false,"given":"Fotis","family":"Vartziotis","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xrysovalantis","family":"Kavousianos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Panagiotis","family":"Georgiou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364596"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017437"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344181"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512784"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.169"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2394462"},{"key":"ref4","year":"2017","journal-title":"Nangate FreePDK45 Open Cell Library"},{"key":"ref27","first-page":"1","article-title":"A branch-&-bound algorithm for TAM optimization in multi-Vdd SoCs","author":"vartziotis","year":"2015","journal-title":"Proc IEEE European Test Symp (ETS)"},{"key":"ref3","year":"2017","journal-title":"Crusoe Processor Documentation 2002"},{"key":"ref6","year":"2017","journal-title":"IWLS"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342420"},{"key":"ref5","year":"2017","journal-title":"Intel PXA270"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/9780470594001"},{"key":"ref7","first-page":"188","article-title":"Test-architecture optimization and test scheduling for SOCs with core-level expansion of compressed test patterns","author":"larsson","year":"2008","journal-title":"Proc DATE"},{"key":"ref2","year":"2003","journal-title":"Intel XScale Core Developer’s Manual"},{"key":"ref9","first-page":"15","article-title":"Dynamic voltage scaling aware delay fault testing","author":"ali","year":"2006","journal-title":"Proc 11th ETS"},{"key":"ref1","year":"2017","journal-title":"ARM 1176JZ(F)-S Documentation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2203600"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923247"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013540"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1252857"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261388"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139171"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8071066\/07842604.pdf?arnumber=7842604","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T17:03:00Z","timestamp":1642006980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7842604\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2664062","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}