{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:41:06Z","timestamp":1761896466842,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1054339 (CAREER)","CCF-1420718","CCF-1318981","CCF-1513606"],"award-info":[{"award-number":["CCF-1054339 (CAREER)","CCF-1420718","CCF-1318981","CCF-1513606"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcad.2017.2664066","type":"journal-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T20:55:14Z","timestamp":1486500914000},"page":"682-695","source":"Crossref","is-referenced-by-count":15,"title":["Runtime Techniques to Mitigate Soft Errors in Network-on-Chip (NoC) Architectures"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1627-7069","authenticated-orcid":false,"given":"Travis","family":"Boraten","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash Karanth","family":"Kodi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156436"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1147\/rd.144.0395","article-title":"A class of optimal minimum odd-weight-column SEC-DED codes","volume":"14","author":"hsiao","year":"1970","journal-title":"IBM J Res Develop"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005722"},{"key":"ref30","first-page":"8","article-title":"Evaluation of error detection polynomial performance on the AUTOVON channel","volume":"1","author":"brayer","year":"1975","journal-title":"Proc Nat Telecommun Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.25"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485972"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"journal-title":"International Technology Roadmap for Semiconductors 2011 Edition System Drivers","year":"2011","key":"ref16"},{"key":"ref17","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref18","first-page":"12","article-title":"On-die interconnects for next generation CMPs","author":"kundu","year":"0"},{"key":"ref19","first-page":"157","article-title":"On soft error rate analysis of scaled CMOS designs&#x2014;A statistical perspective","author":"peng","year":"2009","journal-title":"Proc Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2092817"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref3"},{"journal-title":"Tilera Announces TILE-Gx72 the World&#x2019;s Highest-Performance and Highest-Efficiency Manycore Processor","year":"2013","author":"gillick","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"journal-title":"NVIDIA&#x2019;s Fermi The First Complete GPU Computing Architecture","year":"2009","author":"glaskowsky","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337179"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024931"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630119"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657052"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/DSN.2006.35","article-title":"Exploring fault-tolerant network-on-chip architectures","author":"park","year":"2006","journal-title":"Proc Int Conf Depend Syst Netw (DSN)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/8293876\/7842621-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8293876\/07842621.pdf?arnumber=7842621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:48Z","timestamp":1649443668000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7842621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":33,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2664066","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}