{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,14]],"date-time":"2026-07-14T12:13:01Z","timestamp":1784031181190,"version":"3.55.0"},"reference-count":216,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["0917057"],"award-info":[{"award-number":["0917057"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF1302375"],"award-info":[{"award-number":["CCF1302375"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006502","name":"DARPA IceCool Project","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006502","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/tcad.2017.2666604","type":"journal-article","created":{"date-parts":[[2017,2,9]],"date-time":"2017-02-09T19:17:31Z","timestamp":1486667851000},"page":"1593-1619","source":"Crossref","is-referenced-by-count":65,"title":["TSV-Based 3-D ICs: Design Methods and Tools"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4431-811X","authenticated-orcid":false,"given":"Tiantao","family":"Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Caleb","family":"Serafy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiyuan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2636-9928","authenticated-orcid":false,"given":"Sandeep Kumar","family":"Samal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ankur","family":"Srivastava","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref170","first-page":"390","article-title":"Memory hierarchy design","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref172","author":"hruska","year":"2015","journal-title":"Beyond DDR4 The Differences Between Wide I\/O HBM and Hybrid Memory Cube"},{"key":"ref171","year":"2015","journal-title":"Wide i\/o 2 (wideio2)"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627666"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416642"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373805"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654245"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105385"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479173"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702353"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228495"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257591"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898698"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763270"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2038165"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897459"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref180","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1713254.1713276","article-title":"The case for RAMClouds: Scalable high-performance storage entirely in DRAM","volume":"43","author":"ousterhout","year":"2010","journal-title":"SIGOPS Oper Syst Rev"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref186","article-title":"Architectural-physical co-design of 3D CPUs with micro-fluidic cooling","author":"serafy","year":"2016"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410761"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10214-6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024875"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2010.2068572"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897342"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484003"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2016.2550460"},{"key":"ref23","first-page":"153","article-title":"Advanced die-to-wafer 3D integration platform: Self-assembly technology","author":"fukushima","year":"2016","journal-title":"3D Integration for VLSI Systems"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2016.7491096"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653703"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2015.2470124"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429451"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1115\/IPACK2015-48386"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.281"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488953"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105386"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.260"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488824"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593180"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228391"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691144"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691146"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.29"},{"key":"ref58","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687433"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742068"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/APEX.2007.357505"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744917"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831841"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2360456"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1993.283282"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/16.108197"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898596"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.1981.1130387"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/75.91090"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref4","first-page":"247","article-title":"A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref3","first-page":"10","article-title":"Moore’s law: A CMOS scaling perspective","author":"tyagi","year":"2007","journal-title":"Proc Int Symp on Physical and Failure Analysis of Integrated Circuits"},{"key":"ref6","first-page":"13.5.1","article-title":"Compatibility of dual metal gate electrodes with high-k dielectrics for CMOS","author":"lee","year":"2003","journal-title":"IEEE Int Electron Devices Meeting Tech Dig (IEDM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2006.04.018"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref159","first-page":"1","article-title":"Architectural reliability: Lifetime reliability characterization and management of many-core processors","volume":"14","author":"song","year":"2014","journal-title":"Comput Architect Lett"},{"key":"ref7","article-title":"International technology roadmap for semiconductors","author":"osada","year":"1999"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164731"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488735"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref158","first-page":"580","article-title":"Process variation and temperature-aware reliability management","author":"zhuo","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2359578"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228419"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074132"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.69"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2188400"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2385754"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101892"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645677"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1117\/12.602033"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2384042"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702350"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925783"},{"key":"ref77","year":"2016"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2006.280064"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457085"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911763"},{"key":"ref79","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/TED.2004.841286","article-title":"Modeling mechanical stress effect on dopant diffusion in scaled MOSFETs","volume":"52","author":"sheu","year":"2005","journal-title":"IEEE Trans Electron Devices"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024874"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ESIME.2010.5464542"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393940"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1115\/IMECE2014-36973"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1115\/IPACK2015-48344"},{"key":"ref65","article-title":"Thermal-reliability physical co-optimization during architectural design space exploration of 3D-CPUs","author":"serafy","year":"2016","journal-title":"Proc GOMACTech"},{"key":"ref66","first-page":"268","article-title":"Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2002.1044445"},{"key":"ref68","first-page":"37","article-title":"3-D interconnects using Cu wafer bonding: Technology and applications","author":"reif","year":"2002","journal-title":"Proc Adv Metallization Conf (AMC)"},{"key":"ref69","article-title":"Method of anisotropically etching silicon","author":"laermer","year":"1996"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"ref198","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref199","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898043"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2013.6545629"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2015.7117585"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722210"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691133"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.10.006"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488956"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938045"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.11.004"},{"key":"ref192","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593139"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372631"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416458"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2012.6251574"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2004.1319245"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.11.009"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934589"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090885"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/2534382"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306539"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101771"},{"key":"ref200","first-page":"1","article-title":"How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm Node?","author":"ku","year":"2016","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref100","first-page":"661","article-title":"Improved algorithms for hypergraph bipartitioning","author":"caldwell","year":"2000","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref209","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744776"},{"key":"ref203","year":"2016","journal-title":"DiRAM 3D Memory"},{"key":"ref204","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"ref201","first-page":"129","article-title":"Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs","author":"samal","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref202","year":"2014","journal-title":"Samsung Starts Mass Producing Industry's First 3D TSV Technology Based DDR4 Modules for Enterprise Servers"},{"key":"ref207","first-page":"333","article-title":"Hybrid structured clock network construction","author":"su","year":"2001","journal-title":"IEEE\/ACM Int Conf Comput Aided Design ICCAD IEEE\/ACM Dig Tech Papers"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855928"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref206","doi-asserted-by":"publisher","DOI":"10.1115\/1.4001831"},{"key":"ref211","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2245943"},{"key":"ref210","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2276779"},{"key":"ref212","doi-asserted-by":"publisher","DOI":"10.1115\/1.4033309"},{"key":"ref213","year":"2016","journal-title":"ANSYS"},{"key":"ref214","year":"0","journal-title":"M Graphics"},{"key":"ref215","year":"2016","journal-title":"Synopsys"},{"key":"ref216","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226032"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/THERMINIC.2014.6972541"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1115\/IPACK2015-48757"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898797"},{"key":"ref129","first-page":"1131","article-title":"Wire congestion and thermal aware 3D global placement","author":"balakrishnan","year":"2005","journal-title":"Proc Asia South Pacific Des Autom Conf (ASP-DAC)"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687519"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"ref133","first-page":"2237","article-title":"Thermal analysis and active cooling management for 3D MPSoCs","author":"sabry","year":"2011","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2164540"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055171"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123048"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2010.5490753"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref137","first-page":"1","article-title":"A new architecture for power network in 3D IC","author":"chen","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref139","first-page":"395","article-title":"Decoupling capacitor planning and sizing for noise and leakage reduction","author":"wong","year":"2006","journal-title":"Proc IEEE Int Conf Comput -Aided Design"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387161"},{"key":"ref141","first-page":"2037","article-title":"Power delivery for 3D chip stacks: Physical modeling and design implication","author":"song","year":"2012","journal-title":"Proc IEEE 62nd Electron Compon Technol Conf (ECTC)"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077651"},{"key":"ref143","article-title":"Interconnect design techniques for multicore and 3D integrated circuits","author":"zhou","year":"2012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802475"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306579"},{"key":"ref1","author":"shah","year":"2013","journal-title":"Intel Keeping Up With Moore’s Law Is Becoming a Challenge"},{"key":"ref145","doi-asserted-by":"crossref","first-page":"1587","DOI":"10.1109\/PROC.1969.7340","article-title":"electromigration failure modes in aluminum metallization for semiconductor devices","volume":"57","author":"black","year":"1969","journal-title":"Proceedings of the IEEE"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209306"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4483951"},{"key":"ref107","first-page":"626","article-title":"Placement of 3D ICs with thermal and interlayer via considerations","author":"goplen","year":"2007","journal-title":"Proc Design Autom Conf"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref105","first-page":"1229","article-title":"Via assignment algorithm for hierarchical 3D placement","volume":"2","author":"yan","year":"2005","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2232708"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372645"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593167"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419833"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/2003695.2003708"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.14.0113.1257"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2013.6575636"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844483"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"Design and management of 3D chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc Annu Int Symp Computer Architecture (ISCA)"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722264"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2450192"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837456"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118377"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2245375"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"ref113","first-page":"300","article-title":"TSV-aware topology generation for 3D clock tree synthesis","author":"liu","year":"2013","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/3019610"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627665"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379645"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2480710"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1115\/IPACK2015-48354"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.1993.225330"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/43\/8039292\/7849155-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8039292\/07849155.pdf?arnumber=7849155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:47:49Z","timestamp":1649443669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7849155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":216,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2666604","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}