{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:27Z","timestamp":1740132027091,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001843","name":"Science and Engineering Research Board","doi-asserted-by":"publisher","award":["SR\/S3\/EECE\/0065\/2010"],"award-info":[{"award-number":["SR\/S3\/EECE\/0065\/2010"]}],"id":[{"id":"10.13039\/501100001843","id-type":"DOI","asserted-by":"publisher"}]},{"name":"University Grants Commission UGC Govt of India","award":["F1-17.1\/2013-14\/RGNF-2013-14-SC-WES-55803\/(SA-III\/"],"award-info":[{"award-number":["F1-17.1\/2013-14\/RGNF-2013-14-SC-WES-55803\/(SA-III\/"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tcad.2017.2681062","type":"journal-article","created":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T21:23:40Z","timestamp":1489181020000},"page":"1940-1953","source":"Crossref","is-referenced-by-count":16,"title":["Synthesis Procedure of Configurable Building Block-Based Linear and Nonlinear Analog Circuits"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5312-6633","authenticated-orcid":false,"given":"Mousumi","family":"Bhanja","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baidya Nath","family":"Ray","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/OPTIM.2012.6231881"},{"key":"ref38","first-page":"494","article-title":"Design of OTA based field programmable analog array","author":"ray","year":"2000","journal-title":"Proc of VLSI Design"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/4.982418"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/TVLSI.2015.2406953"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/CICC.2013.6658467"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/LASCAS.2011.5750274"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1023\/A:1008210302367"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/TE.2008.916762"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/JSSC.2008.2005697"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1109\/TCSI.2005.853401"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1142\/S0218126612500430"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TCSI.2008.925819"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1007\/s10665-014-9696-3"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TCAD.2015.2418287"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/43.489099"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSEN.2014.2333538"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCSI.2005.859057"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TCSII.2004.831426"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TCSI.2004.823673"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1109\/19.872910","article-title":"Testable design of multiple-stage OTA-C filters","volume":"49","author":"hsu","year":"2000","journal-title":"IEEE Trans Instrum Meas"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TCSII.2011.2158713"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1016\/S1005-8885(09)60474-X"},{"year":"2013","author":"kinget","journal-title":"Analog VLSI Integration of Massive Parallel Signal Processing Systems","key":"ref50"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/43.998624"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2004.832713"},{"key":"ref40","first-page":"114","author":"allen","year":"2004","journal-title":"CMOS Analog Circuit Design"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TCAD.2015.2488482"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2014.2379630"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCAD.2014.2376987"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TCAD.2010.2081750"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/JPROC.2006.889371"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TCAD.2015.2396997"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/s00034-010-9163-y"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1007\/s00034-009-9145-0"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/43.44506"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/4.44993"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/43.848091"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/43.370422"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/82.839663"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/43.372366"},{"doi-asserted-by":"publisher","key":"ref49","DOI":"10.1109\/TCSI.2004.841599"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/81.736556"},{"year":"1990","author":"schaumann","journal-title":"Design of Analog Filters Passive Active RC and Switched Capacitor","key":"ref46"},{"year":"2001","author":"schaumann","journal-title":"Design of Analog Filters","key":"ref45"},{"year":"1990","author":"toumazou","journal-title":"Analogue IC Design The Current-Mode Approach","key":"ref48"},{"year":"1987","author":"chua","journal-title":"Linear and Nonlinear Circuits","key":"ref47"},{"year":"1989","author":"proakis","journal-title":"Digital Communications","key":"ref42"},{"year":"1991","author":"sedra","journal-title":"Microelectronic Circuits","key":"ref41"},{"key":"ref44","doi-asserted-by":"crossref","DOI":"10.1007\/b101926","author":"su","year":"2002","journal-title":"Analog Filters"},{"year":"1962","author":"kuo","journal-title":"Network Analysis and Synthesis","key":"ref43"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8114692\/07875395.pdf?arnumber=7875395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:39:13Z","timestamp":1641987553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7875395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":50,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2681062","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}