{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:28Z","timestamp":1740132028912,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/tcad.2017.2685594","type":"journal-article","created":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T22:51:07Z","timestamp":1490136667000},"page":"1075-1088","source":"Crossref","is-referenced-by-count":1,"title":["MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts"],"prefix":"10.1109","volume":"36","author":[{"given":"Peter","family":"Debacker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0433-967X","authenticated-orcid":false,"given":"Kwangsoo","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8037-2207","authenticated-orcid":false,"given":"Hyein","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lutong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.11"},{"article-title":"Method of patterning for a semiconductor device","year":"2014","author":"lee","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338377"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1117\/1.JMM.15.1.013507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744874"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722296"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770763"},{"journal-title":"Cadence Innovus Implementation System","year":"2017","key":"ref17"},{"journal-title":"Cadence QRC Extraction Solution","year":"2017","key":"ref18"},{"journal-title":"Cadence Tempus Timing Signoff Solution","year":"2017","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165047"},{"key":"ref6","first-page":"352","article-title":"Closing the loop in interconnect analyses and optimization: CMP fill, lithography and timing","author":"gupta","year":"2005","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"key":"ref5","article-title":"Impact of a SADP flow on the design and process for N10\/N7 metal layers","author":"gillijns","year":"2015","journal-title":"Proc SPIE Adv Lithography"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744839"},{"key":"ref7","first-page":"1","article-title":"ILP-based co-optimization of cut-mask layout, dummy fill and timing for sub-14nm BEOL technology","author":"han","year":"2015","journal-title":"Proc SPIE Photomask Technol"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744797"},{"key":"ref9","article-title":"A paradigm shift in patterning foundation from frequency multiplication to edge-placement accuracy: A novel processing solution by selective etching and alternating-material self-aligned multiple patterning","author":"han","year":"2016","journal-title":"Proc SPIE Alternative Lithographic Technol"},{"key":"ref1","first-page":"1","article-title":"Throughput optimization for SADP and E-beam based manufacturing of 1D layout","author":"ding","year":"2014","journal-title":"Proc DAC"},{"journal-title":"IBM ILOG CPLEX","year":"2017","key":"ref20"},{"journal-title":"LEF\/DEF Reference 5 7","year":"2017","key":"ref22"},{"journal-title":"IMEC","year":"2017","key":"ref21"},{"journal-title":"OpenMP","year":"2017","key":"ref24"},{"journal-title":"OpenCores Open Source IP-Cores","year":"2017","key":"ref23"},{"journal-title":"Synopsys Design Compiler","year":"2017","key":"ref26"},{"journal-title":"Si2 OpenAccess","year":"2017","key":"ref25"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7951135\/07883867.pdf?arnumber=7883867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:38:53Z","timestamp":1641987533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7883867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":26,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2685594","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}