{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:36:41Z","timestamp":1755999401431,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology of Taiwan","doi-asserted-by":"publisher","award":["102-2221-E-194-065-MY2","104-2628-E-194-001-MY3"],"award-info":[{"award-number":["102-2221-E-194-065-MY2","104-2628-E-194-001-MY3"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/tcad.2017.2685598","type":"journal-article","created":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T02:51:07Z","timestamp":1490151067000},"page":"1274-1286","source":"Crossref","is-referenced-by-count":17,"title":["Parasitic-Aware Common-Centroid Binary-Weighted Capacitor Layout Generation Integrating Placement, Routing, and Unit Capacitor Sizing"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2292-2308","authenticated-orcid":false,"given":"Mark Po-Hung","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent Wei-Hao","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun-Yu","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nai-Chen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026537"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429520"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/TCAD.2014.2323217","article-title":"Placement for binary-weighted capacitive array in SAR ADC using multiple weighting methods","volume":"33","author":"li","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2419624"},{"key":"ref15","first-page":"1","article-title":"Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis","author":"habal","year":"2016","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511146"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561403"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379656"},{"journal-title":"An Introduction to Mixed-Signal IC Test and Measurement","year":"2011","author":"roberts","key":"ref19"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"rasazvi","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/9780470891179"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998358"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339445"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEC.2004.1374505"},{"key":"ref2","first-page":"1","article-title":"Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling DAC","author":"lin","year":"2014","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"journal-title":"The Art of Analog Layout","year":"2006","author":"hastings","key":"ref20"},{"journal-title":"Genetic Algorithms in Search Optimization and Machine Learning","year":"1989","author":"goldberg","key":"ref22"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref21"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/7982827\/07883919.pdf?arnumber=7883919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:09Z","timestamp":1642004529000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7883919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":22,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2685598","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}