{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:06:11Z","timestamp":1747868771263,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"China Major S&T Project","award":["2013ZX01033001-001-003"],"award-info":[{"award-number":["2013ZX01033001-001-003"]}]},{"name":"National High-Tech Research and Development Program of China","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}]},{"DOI":"10.13039\/501100001809","name":"NNSF of China","doi-asserted-by":"publisher","award":["61274131"],"award-info":[{"award-number":["61274131"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tcad.2017.2693274","type":"journal-article","created":{"date-parts":[[2017,4,18]],"date-time":"2017-04-18T21:44:30Z","timestamp":1492551870000},"page":"431-444","source":"Crossref","is-referenced-by-count":4,"title":["Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhicong","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenyue","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Ouyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547525"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.778885"},{"key":"ref12","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"CoRR"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.244"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991511"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"key":"ref17","first-page":"257","article-title":"An integrated and automated memory optimization flow for FPGA behavioral synthesis","author":"wang","year":"2012","journal-title":"Proc 17th Asia South Pac Design Autom Conf (ASP-DAC) Sydney NSW Australia"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SIU.2013.6531215"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967056"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2015.123"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICIAS.2014.6869522"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2014.75"},{"key":"ref5","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref8","first-page":"1791","article-title":"Combining optimizations in automated low power design","author":"liu","year":"2010","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/WCICA.2006.1713908"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8263325\/07896570.pdf?arnumber=7896570","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:53Z","timestamp":1642004693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7896570\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2693274","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}