{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T10:08:40Z","timestamp":1790676520027,"version":"4.1.0"},"reference-count":66,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["No. 201306280020"],"award-info":[{"award-number":["No. 201306280020"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tcad.2017.2695880","type":"journal-article","created":{"date-parts":[[2017,4,19]],"date-time":"2017-04-19T18:19:52Z","timestamp":1492625992000},"page":"311-323","source":"Crossref","is-referenced-by-count":34,"title":["A Mapping Methodology of Boolean Logic Circuits on Memristor Crossbar"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4188-5015","authenticated-orcid":false,"given":"Lei","family":"Xie","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hoang Anh Du","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2273837"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357108"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref31","year":"2014","journal-title":"Crossbar 3D RRAM"},{"key":"ref30","year":"2015","journal-title":"Intel Xpoint Memory"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2210856"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215714"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref60","year":"2005","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref62","first-page":"1","article-title":"MRL—Memristor ratioed logic","author":"kvatinsky","year":"2012","journal-title":"Proc 13th Int Workshop Cellular Nanoscale Netw Appl"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-02630-5_27"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2388587"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23096-7"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2374597"},{"key":"ref21","first-page":"165","article-title":"Skeleton-based design and simulation flow for computation-in-memory architectures","author":"yu","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit (NANOARCH)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref50","year":"2009","journal-title":"FPGA Place-and-Route Challenge"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2206781.2206786"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1063\/1.3077310"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2016.7483889"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref52","article-title":"The mechanism of electroforming of metal oxide memristive switches","volume":"20","author":"yang","year":"2009","journal-title":"Nanotechnology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551948"},{"key":"ref40","volume":"20","author":"parhami","year":"1999","journal-title":"Computer Arithmetic"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1038\/nphys164","article-title":"Spintronics: A path to spin logic","volume":"1","author":"zuti?","year":"2005","journal-title":"Nat Phys"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref15","year":"2014","journal-title":"Beyond CMOS White Paper"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271812"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.7873\/DATE.2015.1136","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref18","first-page":"1725","article-title":"Memristor for computing: Myth or reality?","author":"hamdioui","year":"2017","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180587"},{"key":"ref4","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref5","first-page":"2","article-title":"New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)","author":"pollack","year":"1999","journal-title":"Proc 32nd Annu ACM\/IEEE Int Symp Microarchit (MICRO 32)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms1682"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065824"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201103379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082777"},{"key":"ref48","volume":"2","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357125"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180598"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/92.250190"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2014.6850647"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8263325\/07904599.pdf?arnumber=7904599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:52Z","timestamp":1642004692000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7904599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":66,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2695880","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}