{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:05:00Z","timestamp":1781885100585,"version":"3.54.5"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"MOST of Taiwan","award":["105-2221-E-006-245"],"award-info":[{"award-number":["105-2221-E-006-245"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/tcad.2017.2695900","type":"journal-article","created":{"date-parts":[[2017,4,19]],"date-time":"2017-04-19T18:19:52Z","timestamp":1492625992000},"page":"1856-1868","source":"Crossref","is-referenced-by-count":8,"title":["Routability-Driven TSV-Aware Floorplanning Methodology for Fixed-Outline 3-D ICs"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2198-9618","authenticated-orcid":false,"given":"Jai-Ming","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jung-An","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537404"},{"key":"ref38","first-page":"300","article-title":"Temporal floorplanning using the T-tree formulation","author":"yuh","year":"2004","journal-title":"Proc ICCAD"},{"key":"ref33","first-page":"639","article-title":"The 3D-packing by meta data structure and packing heuristics","volume":"e83 a","author":"tamazaki","year":"2000","journal-title":"IEICE Trans Fundam"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980095"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702337"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2560531"},{"key":"ref37","first-page":"725","article-title":"Temporal floorplanning using 3D-subTCG","author":"yuh","year":"2004","journal-title":"Proc ASP-DAC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041850"},{"key":"ref35","first-page":"561","article-title":"Fixed-outline thermal-aware 3D floorplanning","author":"xiao","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050012"},{"key":"ref10","first-page":"306","article-title":"A thermal-driven floorplanning algorithm for 3D ICs","author":"cong","year":"2014","journal-title":"Proc ICCAD"},{"key":"ref40","first-page":"590","article-title":"3D-STAF: Scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits","author":"zhou","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973076"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735042"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332401"},{"key":"ref14","author":"karypis","year":"2014","journal-title":"HMeTiS A Hypergraph Partitioning Package Version 1 5 3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164969"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2432141"},{"key":"ref18","first-page":"115","article-title":"Stable-LSE based analytical placement with overlap removable length","author":"kuwano","year":"2010","journal-title":"Proc SASIMI"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.09.002"},{"key":"ref28","article-title":"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer","author":"naylor","year":"2001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912632"},{"key":"ref27","first-page":"1079","article-title":"3D CBL: An efficient algorithm for general 3D packing problems","author":"ma","year":"2005","journal-title":"Proc MWSCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544837"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.04.001"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"ref8","author":"chong","year":"2013","journal-title":"An Introduction to Optimization"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120899"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2014.7050051"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.883857"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2190537"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICIMTR.2012.6236388"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2114531"},{"key":"ref23","first-page":"187","article-title":"CAD reference flow for 3D via-last integrated circuits","author":"lin","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488863"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"1681","DOI":"10.1109\/TCAD.2014.2351571","article-title":"F-FM: Fixed-outline floorplanning methodology for mixed-size modules considering voltage-island constraint","volume":"33","author":"lin","year":"2014","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8071066\/07904617.pdf?arnumber=7904617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T17:03:00Z","timestamp":1642006980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7904617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":40,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2695900","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}