{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:29Z","timestamp":1740132029535,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Hong Kong Research Grant Council, Research Grant Fund","award":["16245116"],"award-info":[{"award-number":["16245116"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tcad.2017.2697952","type":"journal-article","created":{"date-parts":[[2017,4,25]],"date-time":"2017-04-25T18:41:08Z","timestamp":1493145668000},"page":"350-363","source":"Crossref","is-referenced-by-count":12,"title":["Parallelizing Hardware Tasks on Multicontext FPGA With Efficient Placement and Scheduling Algorithms"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8097-4707","authenticated-orcid":false,"given":"Hao","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Sinha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Xilinx Axi Reference Guide","year":"2014","key":"ref39"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681494"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996820"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309928"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569870"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274560"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134665"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2003.1253269"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132700"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377661"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645616"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294694"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278558"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.920836"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1568485.1568487"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293954"},{"journal-title":"Xilinx All Programmable SoCs","year":"2017","key":"ref17"},{"journal-title":"Intel Atom Processor E6x5C Series-Based Platform for Embedded Computing","year":"2016","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-011-0657-6"},{"key":"ref28","first-page":"193","article-title":"Force-directed performance-driven placement algorithm for FPGAs","author":"li","year":"2004","journal-title":"Proc ISVLSI"},{"key":"ref3","first-page":"115","article-title":"DPGA utilization and application","author":"dehon","year":"1996","journal-title":"Proc FCCM"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927480"},{"key":"ref29","first-page":"29","article-title":"Runtime and quality tradeoffs in FPGA placement and routing","author":"mulpuri","year":"2004","journal-title":"Proc FPGA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968506"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.69"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147091"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082807"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912097"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"ref42","first-page":"330","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communications systems","author":"lee","year":"1997","journal-title":"Proc MICRO"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/503074.503076"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","year":"1991","author":"yang","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2423636.2423642"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref43","volume":"3","author":"kingman","year":"1993","journal-title":"Poisson Processes"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.39"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8263325\/07911259.pdf?arnumber=7911259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:52Z","timestamp":1642004692000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7911259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":44,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2697952","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}