{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T02:27:34Z","timestamp":1774751254843,"version":"3.50.1"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2016R1A2B4011799"],"award-info":[{"award-number":["2016R1A2B4011799"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003662","name":"IT Research and Development Program of MOTIE\/KEIT (Design technology development of ultralow voltage operating circuit and IP for smart sensor SoC)","doi-asserted-by":"publisher","award":["10052716"],"award-info":[{"award-number":["10052716"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/tcad.2017.2712666","type":"journal-article","created":{"date-parts":[[2017,6,6]],"date-time":"2017-06-06T18:35:52Z","timestamp":1496774152000},"page":"445-457","source":"Crossref","is-referenced-by-count":6,"title":["Replacement Policy Adaptable Miss Curve Estimation for Efficient Cache Partitioning"],"prefix":"10.1109","volume":"37","author":[{"given":"Byunghoon","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangsu","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9462-4230","authenticated-orcid":false,"given":"Eui-Young","family":"Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540733"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016607"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485949"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835954"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"Pin: Building customized program analysis tools with dynamic instrumentation","volume":"40","author":"luk","year":"2005","journal-title":"ACM SIGPLAN Notices"},{"key":"ref18","first-page":"164","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw (ISPASS)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136501"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000073"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.43"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.277"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555778"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541944"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1145\/1454115.1454145","article-title":"Adaptive Insertion Policies for Managing Shared Caches","author":"aamer jaleel","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169036"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8263325\/07940082.pdf?arnumber=7940082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,23]],"date-time":"2023-08-23T22:53:31Z","timestamp":1692831211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7940082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":19,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2712666","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}