{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:35:50Z","timestamp":1781886950022,"version":"3.54.5"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea by the Ministry of Education","doi-asserted-by":"publisher","award":["NRF-2015R1D1A1A01057278"],"award-info":[{"award-number":["NRF-2015R1D1A1A01057278"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"IT Research and Development Program of MSIP\/IITP","award":["2016-0-00088"],"award-info":[{"award-number":["2016-0-00088"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcad.2017.2712670","type":"journal-article","created":{"date-parts":[[2017,6,6]],"date-time":"2017-06-06T18:35:52Z","timestamp":1496774152000},"page":"559-572","source":"Crossref","is-referenced-by-count":18,"title":["Insertion Loss-Aware Routing Analysis and Optimization for a Fat-Tree-Based Optical Network-on-Chip"],"prefix":"10.1109","volume":"37","author":[{"given":"Jae Hoon","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min Soo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8508-7536","authenticated-orcid":false,"given":"Tae Hee","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2402172"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.32"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1364\/NFOEC.2011.JThA033"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288676"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2008.4536345"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370482"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2006.42"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228431"},{"key":"ref35","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref34","first-page":"22","article-title":"A generic traffic model for on-chip interconnection networks","author":"bahn","year":"2008","journal-title":"Proc Int'l Workshop Network on Chip Architecture"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1145\/140901.141883","article-title":"The network architecture of the connection machine CM-5","author":"leiserson","year":"1992","journal-title":"Proc 4th Annu ACM Symp Parallel Algorithms Archit"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICASID.2012.6325348"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2009.2012853"},{"key":"ref12","first-page":"3","article-title":"A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip","author":"gu","year":"2009","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.295"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1364\/OE.15.007489"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1364\/OE.21.029374"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2016.2583670"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPCon.2016.7831004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2013.2243427"},{"key":"ref19","first-page":"12","article-title":"Cascaded active silicon microresonator array cross-connect circuits for WDM networks-on-chip","author":"poon","year":"2008","journal-title":"Proc SPIE Int Soc Opt Eng"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2370892"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.78"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2009.5289145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2015.Th5B.8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837441"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2336234"},{"key":"ref5","first-page":"1728","article-title":"A novel optical mesh network-on-chip for gigascale systems-on-chip","author":"gu","year":"2008","journal-title":"Proc IEEE Asia–Pac Conf Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2013.08.017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.06.010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PHOTWTM.2011.5730082"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1063\/1.3364145"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2008.921100"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PHOSST.2010.5553679"},{"key":"ref24","first-page":"11","article-title":"A multiple LID routing scheme for fat-tree-based infiniBand networks","author":"lin","year":"2004","journal-title":"Proc 18th Int Parallel Distrib Process Symp"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071460"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2300534"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395911"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1002\/cpe.1527","article-title":"Optimized InfiniBand fat-tree routing for shift all-to-all communication patterns","volume":"22","author":"zahavi","year":"2009","journal-title":"Concurrency Comput Pract Exp"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8293876\/07940054.pdf?arnumber=7940054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,24]],"date-time":"2024-06-24T16:09:01Z","timestamp":1719245341000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7940054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":41,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2712670","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}