{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:32Z","timestamp":1740132032111,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004410","name":"T\u00fcrkiye Bilimsel ve Teknolojik Ara\u015ftirma Kurumu","doi-asserted-by":"publisher","award":["113E258"],"award-info":[{"award-number":["113E258"]}],"id":[{"id":"10.13039\/501100004410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcad.2017.2729280","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"806-819","source":"Crossref","is-referenced-by-count":4,"title":["Classifying Data Blocks at Subpage Granularity With an On-Chip Page Table to Improve Coherence in Tiled CMPs"],"prefix":"10.1109","volume":"37","author":[{"given":"Mohammadreza","family":"Soltaniyeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2206-2726","authenticated-orcid":false,"given":"Ismail","family":"Kadayif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozcan","family":"Ozturk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903175"},{"article-title":"Inside Intel next-generation Nehalem microarchitecture","year":"0","author":"singhal","key":"ref30"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2790301"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.23"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2412139"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926280"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658652"},{"key":"ref16","first-page":"312","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"ref18","first-page":"35","article-title":"Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence","author":"jerger","year":"2008","journal-title":"Proc Int Symp Microarchit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/325096.325130","article-title":"An empirical evaluation of two memory-efficient directory methods","author":"o\u2019krafka","year":"1990","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref4","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.452.0299"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.195"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.43"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264206"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445574"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.161"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/181181.181271"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.19"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8319545\/07984815.pdf?arnumber=7984815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:34Z","timestamp":1642004614000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7984815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729280","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}