{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:35:39Z","timestamp":1768070139369,"version":"3.49.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/tcad.2017.2729348","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"1-1","source":"Crossref","is-referenced-by-count":3,"title":["A Low Cost Partial Scan Approach Based on Balanced Sequential Graph Transformation"],"prefix":"10.1109","author":[{"given":"Tao","family":"Li","sequence":"first","affiliation":[]},{"given":"Qiang","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"11","DOI":"10.25080\/TCWV9851","article-title":"Exploring network structure, dynamics, and function using networkX","author":"hagberg","year":"2008","journal-title":"Proc 7th Python Sci Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1137\/0204007"},{"key":"ref12","author":"sedgewick","year":"1998","journal-title":"Algorithms in C"},{"key":"ref13","year":"2016","journal-title":"ISCAS89 Sequential Benchmark Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CACSD.2004.1393890"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.30"},{"key":"ref4","first-page":"111","article-title":"Sequential circuits with combinational test generation complexity","author":"balakrishnan","year":"1996","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.869321"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129914"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"948","DOI":"10.1109\/TCAD.2005.847894","article-title":"Combinational automatic test pattern generation for acyclic sequential circuits","volume":"24","author":"kim","year":"2005","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.46"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261835"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105553"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1294","DOI":"10.1109\/TCAD.2005.850835","article-title":"Sequential circuit ATPG using combinational algorithms","volume":"24","author":"yu","year":"2005","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07984868.pdf?arnumber=7984868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T16:17:24Z","timestamp":1750781844000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729348","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}