{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T15:51:48Z","timestamp":1791561108872,"version":"4.3.4"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/tdmrep.html"}],"funder":[{"name":"EPSRC, U.K.","award":["EP\/K000810\/1"],"award-info":[{"award-number":["EP\/K000810\/1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1109\/tcad.2017.2729399","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T14:08:27Z","timestamp":1500473307000},"page":"1345-1357","source":"Crossref","is-referenced-by-count":11,"title":["Exploiting Aging Benefits for the Design of Reliable Drowsy Cache Memories"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9487-378X","authenticated-orcid":false,"given":"Daniele","family":"Rossi","sequence":"first","affiliation":[{"name":"University of Westminster","place":["London, U.K."]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3980-3746","authenticated-orcid":false,"given":"Vasileios","family":"Tenentes","sequence":"additional","affiliation":[{"name":"University of Southampton","place":["Southampton, U.K."]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9208-8262","authenticated-orcid":false,"given":"Sudhakar M.","family":"Reddy","sequence":"additional","affiliation":[{"name":"University of Iowa"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[{"name":"University of Southampton","place":["Southampton, U.K."]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Brown","sequence":"additional","affiliation":[{"name":"University of Southampton","place":["Southampton, U.K."]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2626218"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450421"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2519455"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049038"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020391"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2016.7684059"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FUTURETECH.2010.5482682"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.08.016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2012.6268665"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2013.13.2.87"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2165304"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2320307"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.45"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138752"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2011.5753778"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2000.155259"},{"key":"ref27","first-page":"300","article-title":"Run-time power-gating in caches of GPUs for leakage energy savings","author":"wang","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093938"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231949"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2011.5981247"},{"key":"ref5","first-page":"378","article-title":"Drowsy region-based caches: Minimizing both dynamic and static power dissipation","author":"geiger","year":"2005","journal-title":"Proc Comput Des Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2071890"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and microarchitectural techniques for reducing cache leakage power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"key":"ref1","author":"flynn","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2519385"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.04.008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2561206"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2015.7229858"},{"key":"ref26","year":"2015","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8387697\/07984850.pdf?arnumber=7984850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,9]],"date-time":"2026-10-09T15:11:44Z","timestamp":1791558704000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7984850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7]]},"references-count":38,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729399","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7]]}}}