{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:27:36Z","timestamp":1787012856526,"version":"build-2736575974"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003711","name":"MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2628-E-011-009-MY3"],"award-info":[{"award-number":["MOST 104-2628-E-011-009-MY3"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003711","name":"MOST of Taiwan","doi-asserted-by":"publisher","award":["MOST 104-2221-E-011-119"],"award-info":[{"award-number":["MOST 104-2221-E-011-119"]}],"id":[{"id":"10.13039\/501100003711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/tcad.2017.2729402","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T14:08:27Z","timestamp":1500473307000},"page":"717-728","source":"Crossref","is-referenced-by-count":18,"title":["Device Array Layout Synthesis With Nonlinear Gradient Compensation for a High-Accuracy Current-Steering DAC"],"prefix":"10.1109","volume":"37","author":[{"given":"Tao-Chun","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6675-2676","authenticated-orcid":false,"given":"Shao-Yun","family":"Fang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chia-Ching","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yulong","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Poki","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429520"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2561970"},{"key":"ref13","author":"nash","year":"1996","journal-title":"Linear and Nonlinear Programming"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.820257"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.808896"},{"key":"ref17","year":"2016","journal-title":"IBM ILOG CPLEX Optimizer"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/82.850417"},{"key":"ref6","first-page":"1","article-title":"A nonlinear optimization methodology for resistor matching in analog integrated circuits","author":"jiang","year":"2012","journal-title":"Proc Int Symp VLSI Design Autom Test"},{"key":"ref5","first-page":"4835","article-title":"An Nth order central symmetrical layout pattern for nonlinear gradients cancellation","author":"dai","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052639"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035587"},{"key":"ref1","article-title":"A 12-bit current steering DAC with 2-dimensional gradient-error tolerant switching scheme","volume":"31","author":"chen","year":"2010","journal-title":"J Semicond"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8319545\/07984886.pdf?arnumber=7984886","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:23:34Z","timestamp":1641986614000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984886\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":18,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729402","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}