{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:45:06Z","timestamp":1781837106772,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/tcad.2017.2729403","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"1-1","source":"Crossref","is-referenced-by-count":11,"title":["A Simple and Effective Heuristic Method for Threshold Logic Identification"],"prefix":"10.1109","author":[{"given":"Augusto","family":"Neutzling","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mayler G. A.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andri I.","family":"Reis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2533863"},{"key":"ref10","first-page":"222","article-title":"A non-ILP based threshold logic synthesis methodology","author":"gowda","year":"2007","journal-title":"Proc Int Workshop Logic Syn"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2100232"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287702"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644871"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372610"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2527783"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277100"},{"key":"ref19","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref28","author":"berkelaar","year":"2017","journal-title":"Lp_Solve 5 5 Open Source (Mixed-Integer) Linear Programming System Release 5 5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333337"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428059"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2765491.2765525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.12"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2241075"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608953"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2547842"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.839468"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.923432"},{"key":"ref1","year":"2011","journal-title":"Semiconductor Industries Association Roadmap"},{"key":"ref20","first-page":"967","article-title":"Fast generation of prime-irredundant covers from binary decision diagrams","volume":"e76 a","author":"minato","year":"1993","journal-title":"IEICE Trans Fundam Elect Commun Comput Sci"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/321637.321647"},{"key":"ref21","volume":"25","author":"birkhoff","year":"1948","journal-title":"Lattice Theory"},{"key":"ref24","article-title":"SIS: A system for sequential circuit synthesis","author":"stentovich","year":"1992"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1970.223046"},{"key":"ref26","year":"2017","journal-title":"ABC A System for Sequential Synthesis and Verification Release 20160425"},{"key":"ref25","first-page":"230","article-title":"Benchmarking method and designs targeting logic synthesis for FPGAs","author":"pistorius","year":"2007","journal-title":"Proc Int Workshop Logic Syn"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07984837.pdf?arnumber=7984837","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:00:37Z","timestamp":1643184037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984837\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729403","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}