{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:05:38Z","timestamp":1766066738742,"version":"3.37.3"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61432017","61504153","61532017","61402146","61521092"],"award-info":[{"award-number":["61432017","61504153","61532017","61402146","61521092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFF0203500"],"award-info":[{"award-number":["2016YFF0203500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcad.2017.2729404","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"1265-1277","source":"Crossref","is-referenced-by-count":10,"title":["A Low Overhead In-Network Data Compressor for the Memory Hierarchy of Chip Multiprocessors"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8082-4218","authenticated-orcid":false,"given":"Huawei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.2"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref10","first-page":"354","article-title":"Adaptive data compression for high-performance low-power on-chip networks","author":"jin","year":"2008","journal-title":"Proc MICRO"},{"key":"ref11","first-page":"13","article-title":"Frequent value compression in packet-based NoC architectures","author":"zhou","year":"2009","journal-title":"Proc ASPDAC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742954"},{"key":"ref13","first-page":"215","article-title":"Performance and power optimization through data compression in network-on-chip architectures","author":"das","year":"2008","journal-title":"Proc HPCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744896"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339660"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169049"},{"key":"ref3","first-page":"145","article-title":"SC2: A statistical compression cache scheme","author":"arelakis","year":"2014","journal-title":"Proc ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1145\/2370816.2370870","article-title":"Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches","author":"gennady pekhimenko","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835972"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref9","first-page":"1","article-title":"Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices","author":"wang","year":"2016","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"ref22","first-page":"203","article-title":"Regional congestion awareness for load balance in networks-on-chip","author":"gratz","year":"2008","journal-title":"Proc HPCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858412"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687506"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898007"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8360974\/07984884.pdf?arnumber=7984884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:00:21Z","timestamp":1643173221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7984884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729404","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}