{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T12:15:27Z","timestamp":1780056927053,"version":"3.54.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/tcad.2017.2729458","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"1076-1089","source":"Crossref","is-referenced-by-count":3,"title":["Bit-Flip Detection-Driven Selection of Trace Signals"],"prefix":"10.1109","volume":"37","author":[{"given":"Amin","family":"Vali","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6345-5908","authenticated-orcid":false,"given":"Nicola","family":"Nicolici","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2015.16"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.111"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2192457"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657069"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742963"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783318"},{"key":"ref16","first-page":"1","article-title":"Can’t see the forest for the trees: State restoration’s limitations in post-silicon trace signal selection","author":"ma","year":"2015","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design ICCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.54"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"373","DOI":"10.1145\/1391469.1391569","article-title":"ifra: instruction footprint recording and analysis for post-silicon bug localization in processors","author":"sung-boem park","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837367"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","article-title":"Picosat essentials","volume":"4","author":"biere","year":"2008","journal-title":"J Satisfiability Boolean Model Comput"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.35"},{"key":"ref27","year":"2017","journal-title":"SAT competition 2009 Benchmark submission guide-lines"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484858"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.20"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref5","first-page":"1338","article-title":"Trace signal selection for visibility enhancement in post-silicon validation","author":"liu","year":"2009","journal-title":"Proc Design Autom Testing of Europe (DATE)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654123"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837279"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2189395"},{"key":"ref1","year":"2017","journal-title":"The 2012 Wilson Research Group Functional Verification Study"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250264"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2455034"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001373"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366131"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5327-8_25"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8341525\/07984901.pdf?arnumber=7984901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:55Z","timestamp":1642004575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":31,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729458","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}