{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T20:20:30Z","timestamp":1772137230087,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Project","doi-asserted-by":"publisher","award":["61574044"],"award-info":[{"award-number":["61574044"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Project","doi-asserted-by":"publisher","award":["61376040"],"award-info":[{"award-number":["61376040"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Project","doi-asserted-by":"publisher","award":["91330201"],"award-info":[{"award-number":["91330201"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Project","doi-asserted-by":"publisher","award":["61574046"],"award-info":[{"award-number":["61574046"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China Research Project","doi-asserted-by":"publisher","award":["61628402"],"award-info":[{"award-number":["61628402"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"crossref","award":["2016YFB0201304"],"award-info":[{"award-number":["2016YFB0201304"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Recruitment Program of Global Experts (the Thousand Talents Plan)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/tcad.2017.2729461","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"531-544","source":"Crossref","is-referenced-by-count":52,"title":["Smart-MSP: A Self-Adaptive Multiple Starting Point Optimization Approach for Analog Circuit Synthesis"],"prefix":"10.1109","volume":"37","author":[{"given":"Yishi","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0338-9256","authenticated-orcid":false,"given":"Hengliang","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Zhaori","family":"Bi","sequence":"additional","affiliation":[]},{"given":"Changhao","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Yangfeng","family":"Su","sequence":"additional","affiliation":[]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008202821328"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/224401.224457"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1017\/S001309150001912X","article-title":"A note on some peculiar nonlinear extremal phenomena of the Chebyshev polynomials","volume":"38","author":"dette","year":"1994","journal-title":"Proc Edinburgh Math Soc"},{"key":"ref32","first-page":"271","article-title":"Heuristic-biased stochastic sampling","volume":"1","author":"bresina","year":"1996","journal-title":"Proc AAAI"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.1060.0175"},{"key":"ref30","first-page":"2475","article-title":"Identifying and attacking the saddle point problem in high-dimensional non-convex optimization","volume":"111","author":"dauphin","year":"2014","journal-title":"Mathematics"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45825-5_5"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/346152.346320"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.1.3.190"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1177\/0049124192021001004"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810742"},{"key":"ref40","year":"2015","journal-title":"Design Easy Website"},{"key":"ref11","first-page":"1","article-title":"Enabling efficient analog synthesis by coupling sparse regression and polynomial optimization","author":"wang","year":"2014","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147134"},{"key":"ref13","first-page":"353","article-title":"Analog design for reuse-case study: Very low-voltage sigma-delta modulator","author":"dessouky","year":"2001","journal-title":"Proc Conf Design Autom Test Europe"},{"key":"ref14","first-page":"1","article-title":"FMSSQP: An efficient global optimization tool for the robust design of rail-to-rail op-amp","author":"li","year":"2013","journal-title":"Proc of IEEE Int Conf on ASIC (ASICON)"},{"key":"ref15","first-page":"1","article-title":"A practical method for auto-design and optimization of DC–DC buck converter","author":"huang","year":"2013","journal-title":"Proc of IEEE Int Conf on ASIC (ASICON)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2226504"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377013"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310104"},{"key":"ref19","first-page":"267","article-title":"Technology migration of analogue CMOS circuits using Hooke–Jeeves algorithm and genetic algorithms in multi-core CPU systems","author":"naumowicz","year":"2013","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst (MIXDES'06)"},{"key":"ref28","author":"nocedal","year":"2006","journal-title":"Numerical Optimization"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169230"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1137\/050623802"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.851718"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1080\/10556788.2016.1208749"},{"key":"ref5","first-page":"317","article-title":"Design of pipeline analog-to-digital converters via geometric programming","author":"del mar hershenson","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2199115"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/cta.525"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804109"},{"key":"ref9","first-page":"944","article-title":"Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies","author":"mcconaghy","year":"2007","journal-title":"Proc 44th Annu Design Autom Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.1257805"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref42","year":"2005","journal-title":"HSPICE Command Reference Version X-2005 09"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1377612.1377619"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2229070"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2007.909108"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857378"},{"key":"ref43","year":"2001","journal-title":"Start-HSPICE Manual Version 2001 2"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2004.823969"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8293876\/07984897.pdf?arnumber=7984897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:12Z","timestamp":1642004892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729461","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}