{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T20:13:00Z","timestamp":1784837580192,"version":"3.55.0"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/tcad.2017.2729468","type":"journal-article","created":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T18:08:27Z","timestamp":1500487707000},"page":"1-1","source":"Crossref","is-referenced-by-count":27,"title":["One-pass Design of Reversible Circuits: Combining Embedding and Synthesis for Reversible Logic"],"prefix":"10.1109","author":[{"given":"Alwin","family":"Zulehner","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-59936-6_18"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364652"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176648"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"ref30","author":"somenzi","year":"2015","journal-title":"Cudd Cu decision diagram package release 3 0 0"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2013.08.002"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837439"},{"key":"ref35","first-page":"1140","article-title":"Synthesis of Approximate Coders for On-Chip Interconnects Using Reversible Logic","author":"robert wille","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763314"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/TCAD.2009.2017215","article-title":"Exact multiple-control Toffoli network synthesis with SAT techniques","volume":"28","author":"gro\u00dfe","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927033"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278355"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2006.35"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.54"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11128-008-0081-x"},{"key":"ref19","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref27","first-page":"69","article-title":"RevKit: A toolkit for reversible circuit design","author":"soeken","year":"2010","journal-title":"Proc Workshop on Reversible Computation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1994.363692"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2786982"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.40"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2244643"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0152"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20860-2_16"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005196"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459034"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927101"},{"key":"ref24","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Proc Int Conf CAD"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.19"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40578-0_22"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898107"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/07984875.pdf?arnumber=7984875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:54Z","timestamp":1642004574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7984875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2729468","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}