{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,27]],"date-time":"2024-07-27T06:35:16Z","timestamp":1722062116792},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/tcad.2017.2740295","type":"journal-article","created":{"date-parts":[[2017,8,15]],"date-time":"2017-08-15T18:21:16Z","timestamp":1502821276000},"page":"1-1","source":"Crossref","is-referenced-by-count":1,"title":["HDL-Based Synthesis System with Debugger for Current-Mode FPAA"],"prefix":"10.1109","author":[{"given":"Szymon","family":"Szczesny","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"919","article-title":"Current mode sigma-delta modulator designed with the help of transistor’s size optimization tool","volume":"63","author":"?niata?a","year":"2015","journal-title":"Bull Polish Acad Sci Tech Sci"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215741"},{"key":"ref31","year":"2015","journal-title":"Quartus II handbook volume 3 Verification"},{"key":"ref30","year":"2012","journal-title":"Chipscope Pro Software and Cores User Guide"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605445"},{"key":"ref35","first-page":"757","article-title":"SI-studio—Environment for SI circuits design automation","volume":"60","author":"szcz?sny","year":"2012","journal-title":"Bull Polish Acad Sci Tech Sci"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2016.08.010"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2006.1653027"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA.2016.7480483"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SPACES.2015.7058234"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1996.594069"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.1997.679086"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1142\/S021812660500257X"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-016-0449-6"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-2269-3"},{"key":"ref19","first-page":"198","article-title":"Automated design of switched current sigma-delta modulator with a new comparator structure","author":"?niata?a","year":"2013","journal-title":"Proc IEEE Int Mixed Design Integr Circuits Syst (MIXDES)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980069"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005697"},{"key":"ref27","author":"dueck","year":"2011","journal-title":"Digital Design with CPLD Applications and VHDL"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.982418"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2386773"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483327"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290305"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.dsp.2007.09.013"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20000030"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2009.5275071"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1996.541896"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/jnm.1921"},{"key":"ref22","article-title":"Chosen tools for automatic design of switched-current circuits","author":"rudnicki","year":"2006"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2013.09.019"},{"key":"ref24","first-page":"392","article-title":"Symbolic analysis in gyrator-capacitor filters","author":"katarzynski","year":"2012","journal-title":"Proc Int Conf Mixed Design Integr Circuits Syst (MIXDES'06)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.eswa.2014.11.048"},{"key":"ref26","first-page":"471","article-title":"Low power switched-current circuits with low sensitivity to the rise\/fall time of the clock","volume":"38","author":"rudnicki","year":"2010","journal-title":"Int J Circuit Theory Appl"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/cta.741"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/6917053\/08010823.pdf?arnumber=8010823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:54Z","timestamp":1642004574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8010823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2740295","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}