{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:33Z","timestamp":1740132033356,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EPSRC \u201cA4A: Asynchronous Design for Analogue Electronics\u201d","award":["EP\/L025507\/1"],"award-info":[{"award-number":["EP\/L025507\/1"]}]},{"DOI":"10.13039\/501100000288","name":"Royal Society Research Grant \u201cComputation Alive: Design of a Processor With Survival Instincts.\u201d","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000288","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000774","name":"School of Engineering, Faculty of Science Agriculture and Engineering, Newcastle University, U.K.","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000774","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tcad.2017.2748002","type":"journal-article","created":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T18:23:28Z","timestamp":1504290208000},"page":"61-74","source":"Crossref","is-referenced-by-count":3,"title":["High-Level Asynchronous Concepts at the Interface Between Analog and Digital Worlds"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1217-8725","authenticated-orcid":false,"given":"Jonathan","family":"Beaumont","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrey","family":"Mokhov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danil","family":"Sokolov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Get to market faster with modular circuit design","author":"armenti","year":"2015","journal-title":"Electrical Engineering in Japan"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.270632"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36190-1_1"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3122955.3122956"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53401-4_6"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2627351"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21834-7_6"},{"article-title":"Formal verification and testing of asynchronous circuits","year":"1997","author":"mansilla","key":"ref11"},{"key":"ref12","first-page":"269","article-title":"Workcraft: Ten years later","author":"sokolov","year":"2016","journal-title":"This asynchronous world Essays dedicated to Alex Yakovlev on the occasion of his 60th birthday"},{"journal-title":"Workcraft Website","year":"2017","key":"ref13"},{"key":"ref14","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2014.6828608"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.14"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/242224.242477"},{"journal-title":"Concepts Repository","year":"2016","key":"ref18"},{"journal-title":"Synchronization and Arbitration in Digital Systems","year":"2008","author":"kinniment","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/289423.289440"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/PACCS.2009.132"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228548"},{"article-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref6"},{"article-title":"$\\text{C}\\lambda $ : From Haskell to hardware","year":"2009","author":"baaij","key":"ref29"},{"article-title":"Navigating the path to a successful IC switching regulator design","year":"0","author":"audy","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55989-1"},{"key":"ref7","first-page":"199","article-title":"Signal graphs: From self-timed to timed ones","author":"rosenblum","year":"1985","journal-title":"Proc Int Workshop Timed Petri Nets"},{"article-title":"Holistic mixed signal design in ultra deep sub-micron technologies","year":"0","author":"talbot","key":"ref2"},{"key":"ref9","first-page":"221","article-title":"Detecting state encoding conflicts in STG unfoldings using SAT","volume":"62","author":"khomenko","year":"2004","journal-title":"Fundamenta Informaticae"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","article-title":"A subthreshold ARM cortex-m0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator","volume":"51","author":"myers","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.58"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2011.11"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.23"},{"article-title":"Kommunikation mit automaten (communicating with automata)","year":"1962","author":"petri","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref26","volume":"5","author":"van berkel","year":"1993","journal-title":"Handshake Circuits An Asynchronous Architecture for VLSI Programming"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8231808\/08024150.pdf?arnumber=8024150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:58Z","timestamp":1642004698000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8024150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2748002","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}