{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T03:54:19Z","timestamp":1777607659986,"version":"3.51.4"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Research Grants Council of the Hong Kong Special Administrative Region, China","award":["CUHK14209214"],"award-info":[{"award-number":["CUHK14209214"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcad.2017.2748022","type":"journal-article","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T18:09:38Z","timestamp":1504202978000},"page":"1251-1264","source":"Crossref","is-referenced-by-count":7,"title":["STOMA: Simultaneous Template Optimization and Mask Assignment for Directed Self-Assembly Lithography With Multiple Patterning"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2659-0040","authenticated-orcid":false,"given":"Jian","family":"Kuang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjie","family":"Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Evangeline F. Y.","family":"Young","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427995"},{"key":"ref11","article-title":"Incorporating DSA in multipatterning semiconductor manufacturing technologies","volume":"9427","author":"badr","year":"2015","journal-title":"Proc SPIE Design Process Technol Co-Optim Manufacturability IX"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048374"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387840"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800133.804355"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372598"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2872352"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2288678"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7155\/jgaa.00091"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.53581"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1126\/science.1157626"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2723574"},{"key":"ref6","article-title":"Challenges and opportunities in applying grapho-epitaxy DSA lithography to metal cut and contact\/via applications","author":"ma","year":"2014","journal-title":"Proc SPIE Eur Mask Lithography Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691117"},{"key":"ref8","article-title":"DSA template optimization for contact layer in 1D standard cell design","volume":"9049","author":"xiao","year":"2014","journal-title":"Proc SPIE Alternative Lithographic Technol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059081"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1117\/12.912804"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744868"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427992"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(88)90065-8"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488818"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0377-2217(85)90288-7"},{"key":"ref24","year":"2017","journal-title":"Cadence SoC Encounter"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2565877"},{"key":"ref26","year":"2017","journal-title":"lp_solve5 5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735054"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8360974\/08023856.pdf?arnumber=8023856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T04:19:57Z","timestamp":1643170797000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8023856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2748022","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}