{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,10]],"date-time":"2026-10-10T13:29:49Z","timestamp":1791638989986,"version":"4.3.4"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T00:00:00Z","timestamp":1527811200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/tcad.2017.2748024","type":"journal-article","created":{"date-parts":[[2017,8,31]],"date-time":"2017-08-31T18:09:38Z","timestamp":1504202978000},"page":"1143-1156","source":"Crossref","is-referenced-by-count":46,"title":["Hierarchical Temporal Memory Features with Memristor Logic Circuits for Pattern Recognition"],"prefix":"10.1109","volume":"37","author":[{"given":"Olga","family":"Krestinskaya","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Timur","family":"Ibrayev","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5655-1213","authenticated-orcid":false,"given":"Alex Pappachen","family":"James","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406930"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2641983"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2006.248207"},{"key":"ref13","first-page":"156","author":"hawkins","year":"2004","journal-title":"Intelligence"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.3389\/fncom.2017.00111"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1162\/NECO_a_00893"},{"key":"ref16","article-title":"Hierarchical temporal memory: Concepts, theory and terminology","author":"george","year":"2006"},{"key":"ref17","article-title":"FPGA implementation and acceleration of building blocks for biologically inspired computational models","author":"deshpande","year":"2011"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527475"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2462731"},{"key":"ref28","author":"ellis","year":"2005","journal-title":"PLP and RASTA (and MFCC and Inversion) in Matlab"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2009.5178844"},{"key":"ref27","article-title":"DARPA TIMIT acoustic-phonetic continous speech corpus CD-ROM. NIST speech disc 1-1.1","author":"garofolo","year":"1993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2016.7732265"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IC3INA.2015.7377756"},{"key":"ref29","article-title":"Non-volatile hierarchical temporal memory: Hardware for spatial pooling","author":"streat","year":"2016","journal-title":"arXiv preprint arXiv 1611 02792"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCYB.2007.4402045"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2012.2202898"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2009.11"},{"key":"ref2","article-title":"Hierarchical temporal memory including HTM cortical learning algorithms","year":"2006"},{"key":"ref9","first-page":"1004","article-title":"An overview of hierarchical temporal memory: A new neocortex algorithm","author":"chen","year":"2012","journal-title":"Proc Int Conf Model Identif Control"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2005.1556155"},{"key":"ref20","article-title":"Design and analysis of a reconfigurable hierarchical temporal memory architecture","author":"zyarah","year":"2015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527252"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2547842"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169185"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICMCS.2014.6911284"},{"key":"ref25","article-title":"The ar face database","author":"mart?nez","year":"1998"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8360974\/08023844.pdf?arnumber=8023844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:31Z","timestamp":1633921231000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8023844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":29,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2017.2748024","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6]]}}}